1 Организация подсистемы ввода-вывода CSS (Channel Subsystem) Лекция № 9.

Slides:



Advertisements
Similar presentations
Computer-System Structures Er.Harsimran Singh
Advertisements

I/O Organization popo.
I/O Unit.
CS4315A. Berrached:CMS:UHD1 Operating Systems and Computer Organization Chapter 4.
CS-334: Computer Architecture
FIU Chapter 7: Input/Output Jerome Crooks Panyawat Chiamprasert
Interrupts (contd..) Multiple I/O devices may be connected to the processor and the memory via a bus. Some or all of these devices may be capable of generating.
DIRECT MEMORY ACCESS CS 147 Thursday July 5,2001 SEEMA RAI.
1 Lecture 2: Review of Computer Organization Operating System Spring 2007.
6-1 I/O Methods I/O – Transfer of data between memory of the system and the I/O device Most devices operate asynchronously from the CPU Most methods involve.
Basic Input/Output Operations
University College Cork IRELAND Hardware Concepts An understanding of computer hardware is a vital prerequisite for the study of operating systems.
Midterm Tuesday October 23 Covers Chapters 3 through 6 - Buses, Clocks, Timing, Edge Triggering, Level Triggering - Cache Memory Systems - Internal Memory.
Copyright ©: Nahrstedt, Angrave, Abdelzaher
Input/Output. Input/Output Problems Wide variety of peripherals —Delivering different amounts of data —At different speeds —In different formats All slower.
General System Architecture and I/O.  I/O devices and the CPU can execute concurrently.  Each device controller is in charge of a particular device.
1 Computer System Overview Chapter 1. 2 n An Operating System makes the computing power available to users by controlling the hardware n Let us review.
Memory Addressing Byte ( 8 bits) – smallest addressable unit in memory Bytes:
Basic Structure of Computer Computer Architecture Lecture – 2.
Input and Output Computer Organization and Assembly Language: Module 9.
Fig 8-4 p-341. S 5 =IF flag (interrupt Enable). S 6 =0 always.
MICROPROCESSOR INPUT/OUTPUT
CHAPTER 2: COMPUTER-SYSTEM STRUCTURES Computer system operation Computer system operation I/O structure I/O structure Storage structure Storage structure.
Silberschatz, Galvin, and Gagne  Applied Operating System Concepts Module 2: Computer-System Structures Computer System Operation I/O Structure.
© Janice Regan, CMPT 300, May CMPT 300 Introduction to Operating Systems Principles of I/0 hardware.
Chapter 2: Computer-System Structures
1 CSE Department MAITSandeep Tayal Computer-System Structures Computer System Operation I/O Structure Storage Structure Storage Hierarchy Hardware Protection.
2: Computer-System Structures
Interrupts By Ryan Morris. Overview ● I/O Paradigm ● Synchronization ● Polling ● Control and Status Registers ● Interrupt Driven I/O ● Importance of Interrupts.
2009 Sep 10SYSC Dept. Systems and Computer Engineering, Carleton University F09. SYSC2001-Ch7.ppt 1 Chapter 7 Input/Output 7.1 External Devices 7.2.
Device Drivers CPU I/O Interface Device Driver DEVICECONTROL OPERATIONSDATA TRANSFER OPERATIONS Disk Seek to Sector, Track, Cyl. Seek Home Position.
Computer Architecture Lecture 2 System Buses. Program Concept Hardwired systems are inflexible General purpose hardware can do different tasks, given.
Lecture 14 Today’s topics MARIE Architecture Registers Buses
ECEG-3202 Computer Architecture and Organization Chapter 3 Top Level View of Computer Function and Interconnection.
CH10 Input/Output DDDData Transfer EEEExternal Devices IIII/O Modules PPPProgrammed I/O IIIInterrupt-Driven I/O DDDDirect Memory.
PC IO fig IO.0 Remember from PC IO==> The System Bus ( a logical construct) PCI bus. …Backbone..most like System bus IDE Disk controller bus- 2 disks per.
Computer Hardware A computer is made of internal components Central Processor Unit Internal External and external components.
IO_for System Z Basics: The channel subsystem directs the flow of information between I/O devices and main storage. It relieves CPUs of the task of communicating.
Operating Systems 1 K. Salah Module 1.2: Fundamental Concepts Interrupts System Calls.
1 CS.217 Operating System By Ajarn..Sutapart Sappajak,METC,MSIT Chapter 2 Computer-System Structures Slide 1 Chapter 2 Computer-System Structures.
Lecture 1: Review of Computer Organization
1 Lecture 1: Computer System Structures We go over the aspects of computer architecture relevant to OS design  overview  input and output (I/O) organization.
Lecture on Central Process Unit (CPU)
Input/Output Problems Wide variety of peripherals —Delivering different amounts of data —At different speeds —In different formats All slower than CPU.
IT3002 Computer Architecture
Input Output Techniques Programmed Interrupt driven Direct Memory Access (DMA)
بسم الله الرحمن الرحيم MEMORY AND I/O.
1 Device Controller I/O units typically consist of A mechanical component: the device itself An electronic component: the device controller or adapter.
Amdahl’s Law & I/O Control Method 1. Amdahl’s Law The overall performance of a system is a result of the interaction of all of its components. System.
Von Neumann Machines. 3 The Von Neumann Architecture Model for designing and building computers, based on the following three characteristics: 1)The.
Block diagram of a computer system Basic components of a computer system using block diagrams: Cpu Memory Input and output unit Evolution of microprocessor.
Chapter 2: Computer-System Structures(Hardware)
Chapter 2: Computer-System Structures
Introduction of microprocessor
I/O system.
Silberschatz, Galvin and Gagne  Operating System Concepts Chapter 2: Computer-System Structures Computer System Operation I/O Structure Storage.
Computer-System Architecture
Module 2: Computer-System Structures
Module 2: Computer-System Structures
Chapter 2: Computer-System Structures
Chapter 2: Computer-System Structures
Module 2: Computer-System Structures
Module 2: Computer-System Structures
Presentation transcript:

1 Организация подсистемы ввода-вывода CSS (Channel Subsystem) Лекция № 9

2 Channel Paths, Control Units, and Devices

3 Device Numbers Devices (such as disks, printers, screens) are assigned device numbers from 0 to 0xFFFF by the system administrator. These numbers are used in communication between a system operator and the operating system. These numbers do not need to be contiguous in a configuration.

4

5 Subchannels The IOCP (I/O configuration program) reads the I/O configuration input deck. It defines the relationship between: – Channel paths – Control units and – Devices IOCP assign a subchannel number to each device. The numbers range from 0 to 0xFFFF and are contiguous.

6 Dynamic I/O Configuration The I/O configuration may be changed under software control by adding or deleting – Channel paths – Control units – Devices The software front-end is known as HCD (Hardware Configuration Definition)

7

8 Изменения в подканалах (Modification of Subchannels) Часть блока SCHIB может быть изменена с помощью команды MODIFY SUBCHANNEL (MSCH), а именно: – подкласс прерывания I/O (ISC); – бит применения (E). MSCH обычно хранит блок SCHIB который использован (retrieved) перед командой START SUBCHANNEL (STSCH)

9 Starting an I/O operation

10 Starting an I/O operation

11 Operation-Request Block (ORB) The interruption parameter is saved by the channel subsystem and returned unchanged at the time of the I/O interrupt. It is normally used by the operating system to store the address of its own device control block. The logical path mask (LPM) can be used by the operating system to route an I/O operation to specific channel paths. Normally, the operating system sets this field to 0xFF to allow the channel subsystem to use any configured path. The channel program address points to the first channel command word (CCW).

12

13 Типы кодов команд управляющего слова канала CCW CCW command code types: – Write (normal data output) – Read (normal data input) – Read backward (good for tapes) – Control (e.g. to position disk head) – Sense (retrieve reason for unit check) – Sense ID (retrieve device type, e.g. 3390) – Transfer in channel (branch in channel program) The particular command code is device-specific Коды операции CCW Код операции Выполняемые действия ~ ~ ~ ~ не используется m m m m m m 0 1записать m m m m m m 1 0прочитать m m m m прочитать в обратном направлении m m m m m m 1 1управление m m m m прочитать состояние прочитать уточненное состояние ~ ~ ~ ~ переход в канале (формат 0) переход в канале (формат 1) m m m m не используется m - биты модификации кодов в зависимости от типов устройств

14 CCW Flags CD: chain data (use the same CCW command on the next CCW) CC: chain command (0 = this is the last CCW) SLI: suppress incorrect length indication SKP: do not read data on input PCI: program-controlled interruption (generate intermediate I/O interrupt when this CCW is fetched) IDA: indirect data addressing S: suspend channel program without generating I/O interrupt

15 Indirect-Data-Address Words (IDAWs) IDAWs are used to describe I/O buffers that are contiguous in virtual storage – and thus usually scattered in absolute storage. – With z/Architecture, they provide the only means to address data buffers above 2G. IDAWs are used when the IDA flag is set in the CCW. The address in the CCW points to the list of IDAWs. – Format-1 IDAWs are 32 bits long and cover up to 2K of storage – Format-2 IDAWs are 64 bits long and cover up to 4K of storage When ORB word 1.14 (H) is 1, format-2 IDAWs are used. When ORB word 1.15 (T) is also 1, the IDAWs cover a 2K area, otherwise, they cover 4K.

16 Indirect-Data-Address Words (IDAWs)

17 Conclusion of I/O Operations When the last CCW has been processed, the channel signals ending status to the channel subsystem The subchannel is now made status-pending and an interruption condition is generated for its I/O-interruption subclass (ISC) An I/O interrupt is said to be floating, i.e. it is “offered” to all CPUs that are enabled for this ISC If more than one CPU is enabled for this I/O interrupt, only one will actually take it As an alternative, the CPU may poll for an interrupt using the TEST PENDING INTERRUPTION (TPI) instruction

18 Conclusion of I/O Operations

19 Conclusion of I/O Operations

20 Conclusion of I/O Operations

21 Conclusion of I/O Operations

22 Способы выполнения канальных программ В зависимости от типа каналов в z/Architecture возможны три способа выполнения канальных программ: –байт-мультиплексный (byte-multiplex mode); –блок-мультиплексный (burst mode); –фрейм-мультиплексный (frame-multiplex mode).

23 Структура фрейма

24 z990 Extensions to I/O Architecture Multiple channel subsystems (MCSS) 1 to 4 logical channel subsystems (LCSS) – Up to 256 channel paths per logical partition (LPAR) – Up to 63K devices (subchannels) per LPAR – An LCSS may be shared by multiple LPARs Allows much larger configurations (e.g. To consolidate two z900 systems on a single z990)

25 z990 – I/O Configuration Support

26 z990 – I/O Configuration Support

27 z9 Extensions to I/O Architecture Multiple subchannel sets (MSS) The problem: z990 had only one subchannel set – 64,512 subchannels (1,024 reserved for internal use) This became a problem for large installations because of PAV (parallel access volumes): – With PAV, a single disk drive often consumes four subchannels (base address plus three aliases) The solution z9 supports two subchannel sets – 65,280 subchannels in set 0 (256 reserved for internal use) – 65,535 subchannels in set 1 z/OS 1.7 exploits second subchannel set to access alias addresses of parallel access volumes (PAV)

28 z9 – I/O Configuration Growth - Multiple Subchannel Sets (MSS)

29 z9 – Multiple Subchannel Sets per LCSS

30 Modified Indirect-Data-Address Words (MIDAWs) MIDAWs were invented to increase I/O throughput by reducing the number of CCWs required. Like IDAWs, MIDAWs specify a list of data areas in absolute storage. Unlike IDAWs, MIDAWs are used to describe I/O buffers that are scattered in virtual storage: – MIDAWs never have to specify aligned addresses (the areas must not cross 4K-boundaries, though). – Each MIDAW has its own count field. MIDAWs were introduced with the IBM System z9. Use of MIDAWs must be enabled in the ORB (D-bit, word 1, bit 25). The MIDA flag must be set in the flags of the CCW (bit 15 in format- 1 CCW). When it is used, neither IDA nor SKIP flags must be set. The CCW points to a list of MIDAWs (MIDAL). The MIDAL begins on a quadword boundary. It must not cross a 4K boundary.

31 MIDAW layout

32 Initial Program Loading (IPL) Boots the operating system from an I/O device Initiated manually at the support element (SE) or hardware management console (HMC) System operator specifies device number Operator may specify an IPL parameter that is retrieved later by the operating system with a SERVICE CALL instruction (SERVC, also known as SCLP)

33 Initial Program Loading (IPL)

34 IPL Process

35 Функциональный состав CSS Настройка и управление ПУ Операции ввода- вывода виртуальные соединения между логическими разделами сервера Channel Subsystem – CSS канальные программы Channel Programs Внутренние каналы = подканалы Subchannels

36 Варианты исполнения CSS

37 Варианты исполнения CSS

38 Общая организация канальной подсистемы CSS

39 Параметры канальных подсистем S390 (G5/G6) z800, z900z990 CSS1 на сервер 2 на сервер Логические разделы 15 на сервер 15 на LCSS 30 на сервер Подканалы288 К на сервер 512 К на сервер 945 К на LCSS 1890 К на сервер Канальные пути 256 на CSS 256 на сервер 256 на сервер 256 на LCSS 256 на CSS 512 на сервер Периферий ные устройства 36 К на сервер 63 К на сервер 63 К на LCSS 126 К на сервер

40 Адресация в подсистеме ввода-вывода

41 Идентификация объектов канальной системы

42 Формат команды ввода-вывода Адресация устройств в командах ввода- вывода Команда ввода- вывода COPB2B2 D2D GR SCBNUM

43 Идентификация объектов канальной системы Идентификатор подсистемы ˜CSSIDIID0001SCBNUM

44 Принципы выполнения операций ввода- вывода в канальных подсистемах Распараллеливание работы большого числа периферийных устройств Каждой операции ввода-вывода Параллельно функционирующие каналы в CSS своя канальная программа, определяющая параметры обмена каналы реализуются как процессоры со специализированной системой команд

45 Принципы выполнения операций ввода-вывода в базовой архитектуре

46 Принципы выполнения операций ввода-вывода в базовой архитектуре

47 Выполнение операций ввода-вывода в архитектуре zSeries

48 Основные отличия канальной подсистемы z/Architecture от базовой архитектуры