2-PAD Hardware: From Antenna to Beamformer  Adam Baird  Hamid Dabiri Khah  Kris Zarb-Adami  Mark Jones  Mike Jones  Paul Grimes  Peter Hastings.

Slides:



Advertisements
Similar presentations
Beamformer implementations (Mike Jones, Kris Zarb Adami, David Sinclair, Chris Shenton) Starting with top level considerations for now, ie Not, which FPGA.
Advertisements

SKAMP Square Kilometre Array Molonglo Prototype. Supporting Institutions  University of Sydney  Argus Technologies  ATNF  ICT Centre.
Units of Power and Comparison
P.N. Burrows ATF2 Project Meeting, KEK, 14/12/091 Feedback On Nanosecond Timescales Philip Burrows Glenn Christian Hamid Dabiri Khah Javier Resta Lopez.
Fundamentals of Data & Signals (Part II) School of Business Eastern Illinois University © Abdou Illia, Spring 2015 (February18, 2015)
Schediwy: Advantages and Disadvantages of Sparse Aperture Arrays Fermilab: October 2009.
Digital RF Stabilization System Based on MicroTCA Technology - Libera LLRF Robert Černe May 2010, RT10, Lisboa
EXL/R3B Calorimeters- Readout from ASIC to DAQ Ian Lazarus STFC Daresbury Laboratory.
Kay Graf Physics Institute 1 University of Erlangen ARENA 2006 University of Northumbria June 28 – 30, 2006 Integration of Acoustic Neutrino Detection.
Doc.: IEEE /0705r2 Submission Control PHY Design for 40-50GHz Millimeter Wave Communication Systems Authors: May 2015 Slide 1Jianhan Liu (MediaTek)
Doc.: IEEE /xxxx Submission Control PHY Design for 40-50GHz Millimeter Wave Communication Systems.pptx Authors: May 2015 Slide 1Jianhan Liu, et.
BEEKeeper Remote Management and Debugging of Large FPGA Clusters Terry Filiba Navtej Sadhal.
Sascha D-PAD Sparse Aperture Array.
EE3B1 – Analogue Electronics Dr. T. Collins
The SKA Molonglo Prototype (SKAMP) Project SKA Meeting - April 2006 Anne Green.
Calice ECAL Readout Hardware Status report Adam Baird ECAL Meeting 26 Sept 2003 LLR-Ecole Polytechnique.
Jianchun (JC) Wang, 08/21/99 RICH Electronics and DAQ Chip Carrier Short Cable Transition Board Long Cable Data Board Crate J.C.Wang Syracuse University.
29 January 2004Paul Dauncey - CALICE DAQ1 UK ECAL Hardware Status David Ward (for Paul Dauncey)
Chris Shenton1 DSP Technology Options 4 th SKADS Workshop, Lisbon, 2-3 October 2008 DSP Technology Options Matching The Technology Platform To The Instrument.
1 For review question 10, you have a wireless bridge generating a 100 mW signal. The antenna cable and connectors create 3 dB of signal loss, and the antenna.
Georgina Harris1 2-PAD 4 th SKADS Workshop, Lisbon, 2-3 October Polarisations All Digital Dr Georgina Harris / Prof Tony Brown SKADS System Design.
9th October 2008AIDA FEE progress report P.J.Coleman-Smith 1 AIDA Frontend Electronics progress report. Mezzanine to FEE64 connection. Mezzanine Layout.
Doc.: IEEE /0705r1 Submission Control PHY Design for 40-50GHz Millimeter Wave Communication Systems Authors: May 2015 Slide 1Jianhan Liu, et.
Development of Readout ASIC for FPCCD Vertex Detector 01 October 2009 Kennosuke.Itagaki Tohoku University.
Setup of Gain Monitoring System with Mr. Uozumi Kobe Univ. Hiroko Ikeda 18,May 2007.
Dual Polarisation All Digital Aperture Array Danny Price, University of Oxford CASPER Workshop 2009, Cape Town SA A 2-PAD Correlator, Holography, and Direct.
Font 4 Review Digital Feedback System BPM Analogue Processor Digital Processor Feather Kicker Power Amplifier Pick up StriplinesKicker StriplinesBeam.
3.1 Chapter 3 Data and Signals Copyright © The McGraw-Hill Companies, Inc. Permission required for reproduction or display.
October 10, 2015ECE4007 L01, 02, & 03 Fall Detection of Aircraft Using Passive Radar Ali Athar Luis Cardona Thomas King Varun Prasad Rahul Sanon.
Tim Ikin 11 th October ND SKADS Workshop 2-PAD Analogue Front End Tim Ikin Electronics Engineer 2 nd SKADS Workshop Paris 11 th October 2007.
Chapter 3 Radio Frequency Components, Measurements, and Mathematics
NTD/xNTD Signal Processing Presented by: John Bunton Signal Processing team: Joseph Pathikulangara, Jayasri Joseph, Ludi de Souza and John Bunton Plus.
XNTD/SKAMP/LFD Correlator 4th RadioNet Engineering Forum Workshop Next Generation Correlators for Radio Astronomy and Geodesy June 2006, Groningen,
Casper Signal Processing Workshop 2009 SKA Signal Processing (Preliminary) Wallace Turner Domain Specialist for Signal Processing.
27 th September 2007AIDA design meeting. 27 th September 2007AIDA design meeting.
Lunatics - those who search for lunar ticks Developments in Nanosecond Pulse Detection Methods & Technology UHE Neutrino Detection using the Lunar Cherenkov.
Front End DAQ for TREND. 2 Introduction: analog part 2015, feb 10 th.
Hall D Online Meeting 27 June 2008 Fast Electronics R. Chris Cuevas Jefferson Lab Experimental Nuclear Physics Division 12 GeV Trigger System Status Update.
Wireless TXRX for TLL2020 It is awesome.. Outline Project Overview System Overview Transmiter Hardware Receiver Hardware FPGA Architecture Driver and.
P.N. Burrows ECFA/GDE Meeting, BDIR session, Valencia, 9/11/06 Philip Burrows John Adams Institute Oxford University FONT4 tests at KEK/ATF EM background.
Preliminary Design of FONT4 Digital ILC Feedback System Hamid Dabiri khah Queen Mary, University of London 30/05/2005.
MSS2 HARDWARE ASSEMBLY  FROM LAURENT DERONT. FORMAT STANDARD 6U CRATE  1 ST BACKPLANE INTERFACE CONNECTOR DB37 (Front side) TO DIN (Back Side) 1.
Ariadne’s Thread Kristian Zarb Adami. Simulator Aims ۞ Provide the system architect a tool to visualise trade-offs in designs ۞ Provide the scientist.
Alexei SemenovGeneric Digitizer Generic Digitizer 10MHZ 16 bit 6U VME Board.
2-PAD Digital Beamformer Chris Shenton11 th October PAD Digital Beamformer Chris Shenton 11 th October 2007.
1 Linac/400 MeV BPM System Plans and Status Nathan Eddy PIP Meeting 9/7/11.
5 February 2003Paul Dauncey - Calice Status1 CALICE Status Paul Dauncey Imperial College London For the CALICE-UK groups: Birmingham, Cambridge, Imperial,
23 October 2003Martin Postranecky, UCL CALICE CERC Testing Page 1 PRODUCTION BOARDS TESTING 1)9x PCBs 2)16x SCSI each = 144x Connectors 3)~ 70x SCSI Cables.
Andrew Faulkner1 DS4 Deliverables 4 th SKADS Workshop, Lisbon DS4 Deliverables Andrew Faulkner.
Omnisys There are a few different activities at Omnisys that may be of your interests. –New correlation spectrometer IC’s. –New FFT spectrometers –Future.
HBD/TPC Electronics Status Works done to for a)Prototype detector readout b)Understand packing density and heat loading issues c)Address the overall system.
Anders Västberg Lecture 6: Antennas Anders Västberg
Photonic Components Rob Johnson Standards Engineering Manager 10th July 2002 Rob Johnson Standards Engineering Manager 10th July 2002.
Mircea Bogdan Chicago, Oct. 09, BIT, 500 MHz ADC Module for the KOTO Experiment The University of Chicago.
Members:Advisor: Yuriy Miroshnichenko Dr. Thomas Weller Peter Kowalik.
Nicolas Fagnoni – Cosmology on Safari – 14th February 2017
A High-Dynamic-Range W-band
A study on the coexistence between Direct Air to Ground Communication (DA2GC) and Radars in the 5 GHz band Peter Trommelen, Rob van Heijster,
OSKAR station simulator
2PAD’s Beamforming Software
Electronics: Demod + 4Q FE
2PAD Analogue System Tim Ikin SKADS - Limelette
PRODUCTION BOARDS TESTING
UK ECAL Hardware Status
Some Design and Calibration Considerations for Dense Aperture Arrays
بسم الله الرحمن الرحيم الموضوع:الوضوء صفته وفرائضه وسننه
Fundamentals of Data & Signals (Part II)
PRODUCTION BOARDS TESTING
Physics Electronics Group
KOMUNIKASI DATA Materi Pertemuan 5.
Presentation transcript:

2-PAD Hardware: From Antenna to Beamformer  Adam Baird  Hamid Dabiri Khah  Kris Zarb-Adami  Mark Jones  Mike Jones  Paul Grimes  Peter Hastings  Rik Elliot  Richard Armstrong  Sascha Schediwy  Aziz Ahmedsaid  Chris Shenton  Georgina Harris  Richard Morrow  Richard Whitaker  Tim Ikin  Tony Brown University of OxfordUniversity of Manchester

High Gain Antenna  Cost = £ 350 (mostly metal)  For 2 polarisations  3-dB Beamwidth ≈ ±18 o  Gain ≈ 12.5 dBi

Differential Low Noise Amp  Power = 100 mW  Cost = £ 2 per polarisation  Noise Figure ≈ 0.8 ± 0.1 dB (60K)  S21 ≈ 18 ± 2 dB  S11 ≈ -15 ± 2 dB

Analogue Cable Driver  Power = 1W per polarisation  Cost = £ 10 per polarisation  Gain = 54 dB  Gain flatness ≈ 0.5 dB

Cable and Balun Board  Cable Cost = £ 10 per polarisation  Quad channel fan-out  Passive components only

Signal Conditioning Module  Cost = £ 500 per polarisation  Power ≈ 1W per polarisation  High and Low, anti-aliasing channels  ADC differential driver  Logic controlled from FPGA

Data Acquisition Board  Cost = £1000 per polarisation  Power = 1.5 W per polarisation  ADC ≈ 0.5 W per polarisation  FPGA ≈ 1.0 W for channelisation

Processing Technology  Berkeley Hardware Benchmarking system  2 x Dual-channel ADCs  1 x Virtex-2 FPGA $775 per polarisation 2.5 W per polarisation  Fine-grained Power Management

Summary  Total Cost per polarisation ≈ £ 1700  Total Power per polarisation ≈ 5 W  Total Cost for 2-PAD ≈ £ 220,000 (280,000 €)  Total Power for 2-PAD ≈ 640 W  Total Cost per polarisation ≈ £ 1200  Total Power per polarisation ≈ 5 W  Total Cost for 2-PAD ≈ £ 155,000 (200,000 €)  Total Power for 2-PAD ≈ 640 W  Analogue Power should be a serious concern for the future as this does NOT scale with technology SKADS-UK CASPER

e-ASIC technology  Power per polarisation is decreased by 1W over the latest FPGA  New techniques which do not require the large NRE associated with new semiconductor processes  Short turn-around time and design based on standard FPGA platforms  No volume requirements

Extra slides