119 PLANT RESPONSES A/D CONTROL ALGORITHM D/A CM D IN INSIDE COMPUTER + - SENSORS A/D ERR SENSOR FEEDBACKS Figure 4.1. Real-time digital control loop.

Slides:



Advertisements
Similar presentations
Computer Architecture
Advertisements

Control Unit Implemntation
Arithmetic Logic Unit (ALU)
Programmable Interval Timer
1/1/ / faculty of Electrical Engineering eindhoven university of technology Architectures of Digital Information Systems Part 1: Interrupts and DMA dr.ir.
Khaled A. Al-Utaibi  Computers are Every Where  What is Computer Engineering?  Design Levels  Computer Engineering Fields  What.
1/1/ / faculty of Electrical Engineering eindhoven university of technology Introduction Part 3: Input/output and co-processors dr.ir. A.C. Verschueren.
1 A Balanced Introduction to Computer Science, 2/E David Reed, Creighton University ©2008 Pearson Prentice Hall ISBN Chapter 14 Inside.
Engineering Problem Solving With C++ An Object Based Approach Fundamental Concepts Chapter 1 Engineering Problem Solving.
Chapter 16 Control Unit Operation No HW problems on this chapter. It is important to understand this material on the architecture of computer control units,
Data Communications and Computer Networks
11/29/2005Comp 120 Fall November 4 to go! Questions? Interrupts and I/O devices.
1 PC Audio 2 Sound Card  An expansion board that enables a computer to receive, manipulate and output sounds.
Introduction to Microprocessors Number Systems and Conversions No /6/00 Chapter 1: Introduction to 68HC11 The 68HC11 Microcontroller.
Guitar Effects Processor Critical Design Review October, 07, 2003 Groups Members: Adam Bernstein Hosam Ghaith Jasenko Alagic Matthew Iyer Yousef Alyousef.
Design of a Control Workstation for Controller Algorithm Testing Aaron Mahaffey Dave Tastsides Dr. Dempsey.
Chapter 16 Control Unit Implemntation. A Basic Computer Model.
Chapter 4 Processor Technology and Architecture. Chapter goals Describe CPU instruction and execution cycles Explain how primitive CPU instructions are.
Recap – Our First Computer WR System Bus 8 ALU Carry output A B S C OUT F 8 8 To registers’ input/output and clock inputs Sequence of control signal combinations.
Chapter 2: Impact of Machine Architectures What is the Relationship Between Programs, Programming Languages, and Computers.
Chapter 15 IA 64 Architecture Review Predication Predication Registers Speculation Control Data Software Pipelining Prolog, Kernel, & Epilog phases Automatic.
1 Introduction Chapter What is an operating system 1.2 History of operating systems 1.3 The operating system zoo 1.4 Computer hardware review 1.5.
Computer Systems CS208. Major Components of a Computer System Processor (CPU) Runs program instructions Main Memory Storage for running programs and current.
0 What is a computer?  Simply put, a computer is a sophisticated electronic calculating machine that:  Accepts input information,  Processes the information.
Chapter 17 Microprocessor Fundamentals William Kleitz Digital Electronics with VHDL, Quartus® II Version Copyright ©2006 by Pearson Education, Inc. Upper.
System Calls 1.
Micro-operations Are the functional, or atomic, operations of a processor. A single micro-operation generally involves a transfer between registers, transfer.
There are different types of translator. An Interpreter Interpreters translate one instruction at a time from a high level language into machine code every.
The Computer Systems By : Prabir Nandi Computer Instructor KV Lumding.
Practical PC, 7th Edition Chapter 17: Looking Under the Hood
CPU Computer Hardware Organization (How does the computer look from inside?) Register file ALU PC System bus Memory bus Main memory Bus interface I/O bridge.
MICROPROCESSOR INPUT/OUTPUT
CHAPTER 3 TOP LEVEL VIEW OF COMPUTER FUNCTION AND INTERCONNECTION
Computing and the Web Computer Hardware Components.
1 Analysis and Synthesis of Pathological Vowels Prospectus Brian C. Gabelman 6/13/2003.
Week 2.  Understand what the processor is and what it does.  Execute basic LMC programs.  Understand how CPU characteristics affect performance.
Advanced Computer Architecture 0 Lecture # 1 Introduction by Husnain Sherazi.
COMPUTER ORGANIZATIONS CSNB123. COMPUTER ORGANIZATIONS CSNB123 Expected Course Outcome #Course OutcomeCoverage 1Explain the concepts that underlie modern.
General Concepts of Computer Organization Overview of Microcomputer.
Computer Architecture And Organization UNIT-II General System Architecture.
Lecture 14 Today’s topics MARIE Architecture Registers Buses
Computer Organization & Assembly Language © by DR. M. Amer.
Computer Hardware A computer is made of internal components Central Processor Unit Internal External and external components.
Digital Computer Concept and Practice Copyright ©2012 by Jaejin Lee Control Unit.
Digital Control CSE 421.
The Central Processing Unit (CPU)
Interrupt driven I/O Computer Organization and Assembly Language: Module 12.
System Hardware FPU – Floating Point Unit –Handles floating point and extended integer calculations 8284/82C284 Clock Generator (clock) –Synchronizes the.
Question What technology differentiates the different stages a computer had gone through from generation 1 to present?
بسم الله الرحمن الرحيم MEMORY AND I/O.
Digital Computer Concept and Practice Copyright ©2012 by Jaejin Lee Control Unit.
Interrupts and Exception Handling. Execution We are quite aware of the Fetch, Execute process of the control unit of the CPU –Fetch and instruction as.
1 Chapter 1 Basic Structures Of Computers. Computer : Introduction A computer is an electronic machine,devised for performing calculations and controlling.
BITS Pilani Pilani Campus Pawan Sharma ES C263 Microprocessor Programming and Interfacing.
Digital Control CSE 421.
Architectures of Digital Information Systems Part 1: Interrupts and DMA dr.ir. A.C. Verschueren Eindhoven University of Technology Section of Digital.
Control Unit Lecture 6.
Technology Literacy Hardware.
Embedded Systems Design
Introduction of microprocessor
Microcomputer Architecture
Operating System The OS is JUST A PROGRAM
Operating System The OS is JUST A PROGRAM
MARIE: An Introduction to a Simple Computer
There are different types of translator.
Introduction to Computer Systems
Chapter 4 The Von Neumann Model
Presentation transcript:

119 PLANT RESPONSES A/D CONTROL ALGORITHM D/A CM D IN INSIDE COMPUTER + - SENSORS A/D ERR SENSOR FEEDBACKS Figure 4.1. Real-time digital control loop. The plant (eg., loudspeaker) is controlled by a control algorithm (eg., vowel synthesizer). User inputs (eg., from a virtual reality glove), sensor feedback (eg., measured noise level), and calculated error signal are input to the control algorithm and must generate updated control outputs within a single sample period

120 COMPUTATION CYCLE CLOCK ALGORITHM: (1 CLOCK) A/D D/ASENSOR PLANT CLOCK0 CLOCK1 TIME Figure 4.2. Real-time control timing. For real-time digital control, the entire computation cycle must be completed in one sample period. The A/D’s provide comand and sensor inputs to the CPU on clock0. The CPU performs control calculations between clock0 and clock1. New D/A values are output to the plant on clock1.

121 Figure 4.3. X86 processor performance progression. The numerical processing speed of the PC CPU’s increased dramatically over the progression from 8086 to (Pentium) as both clock speed and processor efficiency improved. Column 2 is CPU clock speed, column 3 is number of clocks to perform a multiplication in the formant resonator calculation process (16 bit fixed point for the 8086 – 80286, and 64 bit floating for the rest). Column 4 is the time in microseconds to perform the multiply. Column 5 is the time to perform all the calculations for ten formant resonators. Column 5 is the percentage of a 10 kHz cycle budget (0.1 ms) consumed by calculations for 10 resonators. It is noteworthy that the transition from 16 bit integer to 64 bit floating actually resulted in less CPU time.

122 ALPHA REAL-TIME SYNTHESIZER FUNCTIONAL OVERVIEW R1 R2 R3R4 R5 IMPULSE SOURCE 5 RESONATORS D/A AMPSPKR CTM05 PROGRAMMABLE CLOCK HARDWARE INTERRUPT TO X86 PROCESSOR LOW PASS FILT. Figure 4.4. Overview of the alpha real-time vowel synthesizer. This first implementation used commercially available adapter cards and prototyping circuitry external to the PC platform. It used a simple impulsive source to excite a bank of 5 second order digital resonators implemented in 16 bit scaled integer arithmetic and programmed in X86 assembly language.

123 LOW PASS FILT. CURRENT REAL-TIME SYNTHESIZER FUNCTIONAL OVERVIEW D/A AGC 4 ZEROS POLES GAH ASP NOISE OUTPUT SIGNAL FILE RECORD WAV STORE/RECALL CONTROL PARMS PARAMETER TIME VARIATION SOURCE SELECTION SOURCE CONTROLS JITTERSHIMMERDIPLOPHONIA CLK X86 INTERRUPT AMP IMPL KGLOT 88 LF1 LF2 ARB ARBITRARY SOURCE FILE SPKR + Figure 4.5. Overview of the current real-time synthesizer. Upgrades include flexible source specification (impulse, KGLOTT88, LF, or arbitrary waveform), an aspiration noise source, vocal tract transfer function numerator zeros, an automatic gain control, jitter, shimmer, diplophonia, arbitrary time variation of parameters, and the ability to store and recall time series and parameter sets. All hardware components are grouped on one adapter card.

124 ISA BUS ADDRESS BUS DATA BUS ADDRESS DECODE CONTROL REGISTER D/A LATCH D/A CONVERTER CLOCK GENERATOR TIMING & CONTROL CONTROL BUS CB DB AB ANALOG OUTPUT DB CB REAL-TIME SYNTHESIZER HARDWARE Figure 4.6. Real-time synthesizer hardware. Several hardware features were required to achieve true real-time performance on the PC platform. These include a crystal- controlled clock, a D/A converter, data latches, and timing and control glue logic to interface these components.

125 REAL-TIME SYNTHESIZER SOFTWARE START INITIALIZATION/ SHUTDOWN INITIALIZE HARDWARE & PC INITIALIZE GRAPHIC USER INTRFC. INITIATE REALTIME CONTROL START INTERRUPT SERVICE UPDATE TIME & COUNTERS UPDATE VARIABLE CONT. PARMS CALCULATE NEW OUTPUT & LATCH IT OVERRUN ? Y RETURN N PERORM BACKGROUND TASKS. SHUTDOWN ? N STOP Y KEYBRD INPUT? N Y DECODE & INITIATE UPDATE PARMETER OUTPUT TIME SERIES TO FILE LOAD PARAMETER TIME SERIES... DISPLAY WARNING BACKGROUND TASKS (WHILE AWAITING INTERRUPTS) ETC. Figure 4.7. Real-time synthesizer software. Programming code may be segregated into two types: foreground (hard real-time tasks), and background (user interface, system management, etc.). The foreground tasks were performed in an ISR (interrupt service routine) and were coded in assembly language for fastest possible execution. The background tasks were coded in C language.

126 APPLY VOCAL TRACT FILTER ADD ASPIRATION NOISE START PROGRAM ENTRY READ PARAM & INITIALIZE EXECUTE KEYBOARD CMDS EXIT CREATE LF WAVE SHAPE CATENATE LF INTO SOURCE T.S. REGENERATE ENTIRE OUTPUT TIME SERIES SYNTHETIC VOICE SOURCE SYNTHESIS OPTIONS: TRACK ORIGINAL PITCH TRACK ORIGINAL POWER APPLY RANDOM / SINUSOIDAL TREMOR APPLY HFPV APPLY SHIMMER APPLY SHAPED ASPRIATION REGENERATE ENTIRE OUTPUT KEYBOARD INVOKED TASKS RECOMPUTE OUTPUT RETURN VARY LF PARAM GUI RECOMPUTE OUTPUT RETURN VARY FORMANT GUI RETURN GENERATE AUDIO OUTPUT RETURN SAVE/RECALL STORED PARAM SET SOFTWARE SYNTHESIZER Figure 4.8. Overview of software synthesizer operation. After invocation, the synthesizer loads parameters for the requested (previously analyzed) case and calculates the synthetic version. The program then waits for user input commands to execute functions such as modifying the LF source parameters, modifying formants, or dumping or loading time series to/from disk.

127 Figure 4.9a. Main GUI (graphical user interface) for the software synthesizer. Provisions are included for user specification via sliders or text of noise levels, HFPV, shimmer, etc. Options are included for tasks such as activating playback of the original or synthetic voice, turning on/off fundamental frequency/volume tracking, plotting spectra or time series, or invoking modification of LF or formants.

128 Figure 4.9b. LF modification GUI. This screen allows the user to control the shape of the LF source waveform by varying the LF parameters.

129 Figure 4.9c. Formant modification GUI. This screen allows the user to move the pole locations specifying the all-pole vocal tract model.