Modes of transfer in computer

Slides:



Advertisements
Similar presentations
IO Interfaces and Bus Standards. Interface circuits Consists of the cktry required to connect an i/o device to a computer. On one side we have data bus.
Advertisements

Computer Architecture
I/O Organization popo.
Accessing I/O Devices Processor Memory BUS I/O Device 1 I/O Device 2.
Chapter 10 Input/Output Organization. Connections between a CPU and an I/O device Types of bus (Figure 10.1) –Address bus –Data bus –Control bus.
1/1/ / faculty of Electrical Engineering eindhoven university of technology Architectures of Digital Information Systems Part 1: Interrupts and DMA dr.ir.
1/1/ / faculty of Electrical Engineering eindhoven university of technology Processor support devices Part 1:Interrupts and shared memory dr.ir. A.C. Verschueren.
I/O Unit.
Processor System Architecture
CS-334: Computer Architecture
FIU Chapter 7: Input/Output Jerome Crooks Panyawat Chiamprasert
Interrupts (contd..) Multiple I/O devices may be connected to the processor and the memory via a bus. Some or all of these devices may be capable of generating.
Basic Input/Output Operations
Midterm Tuesday October 23 Covers Chapters 3 through 6 - Buses, Clocks, Timing, Edge Triggering, Level Triggering - Cache Memory Systems - Internal Memory.
I/O Subsystem Organization and Interfacing Cs 147 Peter Nguyen
Chapter 7 Input/Output. Input/Output Problems Wide variety of peripherals —Delivering different amounts of data —At different speeds —In different formats.
Input/Output and Communication
Unit-5 CO-MPI autonomous
Group 7 Jhonathan Briceño Reginal Etienne Christian Kruger Felix Martinez Dane Minott Immer S Rivera Ander Sahonero.
2. Methods for I/O Operations
Input/Output. Input/Output Problems Wide variety of peripherals —Delivering different amounts of data —At different speeds —In different formats All slower.
Chapter 7 Input/Output Luisa Botero Santiago Del Portillo Ivan Vega.
Chapter 10: Input / Output Devices Dr Mohamed Menacer Taibah University
CPU BASICS, THE BUS, CLOCKS, I/O SUBSYSTEM Philip Chan.
I/O Sub-System CT101 – Computing Systems.
1 Computer System Overview Chapter 1. 2 n An Operating System makes the computing power available to users by controlling the hardware n Let us review.
COMPUTER ORGANIZATIONS CSNB123 NSMS2013 Ver.1Systems and Networking1.
MICROPROCESSOR INPUT/OUTPUT
Input/Output. I/O Initiation & Control  Transfer of data between circuitry external to the microprocessor and the microprocessor itself.  Transfer of.
Interrupts and DMA CSCI The Role of the Operating System in Performing I/O Two main jobs of a computer are: –Processing –Performing I/O manage and.
1 Input-Output Organization Computer Organization Computer Architectures Lab Peripheral Devices Input-Output Interface Asynchronous Data Transfer Modes.
1. Introduction 2. Methods for I/O Operations 3. Buses 4. Liquid Crystal Displays 5. Other Types of Displays 6. Graphics Adapters 7. Optical Discs 10/01/20151Input/Output.
THE COMPUTER SYSTEM. Lecture Objectives Computer functions – Instruction fetch & execute – Interrupt Handling – I/O functions Interconnections Computer.
CHAPTER 3 TOP LEVEL VIEW OF COMPUTER FUNCTION AND INTERCONNECTION
Computer Architecture Lecture10: Input/output devices Piotr Bilski.
DMA Versus Polling or Interrupt Driven I/O
Computers Internal Communication. Basic Computer System MAIN MEMORY ALUCNTL..... BUS CONTROLLER Processor I/O moduleInterconnections BUS Memory.
2009 Sep 10SYSC Dept. Systems and Computer Engineering, Carleton University F09. SYSC2001-Ch7.ppt 1 Chapter 7 Input/Output 7.1 External Devices 7.2.
COMPUTER ORGANIZATIONS CSNB123 NSMS2013 Ver.1Systems and Networking1.
Accessing I/O Devices Processor Memory BUS I/O Device 1 I/O Device 2.
Input-Output Organization
ECEG-3202 Computer Architecture and Organization Chapter 3 Top Level View of Computer Function and Interconnection.
CH10 Input/Output DDDData Transfer EEEExternal Devices IIII/O Modules PPPProgrammed I/O IIIInterrupt-Driven I/O DDDDirect Memory.
L/O/G/O Input Output Chapter 4 CS.216 Computer Architecture and Organization.
Computer Hardware A computer is made of internal components Central Processor Unit Internal External and external components.
The computer system’s I/O architecture is its interface to the outside world. This architecture provides a systematic means of controlling interaction.
PROGRAMMABLE PERIPHERAL INTERFACE -8255
Input/Output Problems Wide variety of peripherals —Delivering different amounts of data —At different speeds —In different formats All slower than CPU.
IT3002 Computer Architecture
Input Output Techniques Programmed Interrupt driven Direct Memory Access (DMA)
بسم الله الرحمن الرحيم MEMORY AND I/O.
 The Programmable Interrupt Controller (PlC) functions as an overall manager in an Interrupt-Driven system. It accepts requests from the peripheral equipment,
Chapter 3 System Buses.  Hardwired systems are inflexible  General purpose hardware can do different tasks, given correct control signals  Instead.
Lecture Overview Shift Register Buffering Direct Memory Access.
1 Device Controller I/O units typically consist of A mechanical component: the device itself An electronic component: the device controller or adapter.
Direct Memory Access (DMA) Department of Computer Engineering, M.S.P.V.L. Polytechnic College, Pavoorchatram. A Presentation On.
1 3 Computing System Fundamentals 3.2 Computer Architecture.
Amdahl’s Law & I/O Control Method 1. Amdahl’s Law The overall performance of a system is a result of the interaction of all of its components. System.
Input/Output and Communication
Presented By: Navneet Kaur Randhawa Lect. I.T. Deptt. GPC,Amritsar
CHAPTER 4 TOP LEVEL VIEW OF COMPUTER FUNCTION AND INTERCONNECTION
Overview Peripheral Devices Input-Output Interface
Presentation transcript:

Modes of transfer in computer www.ustudy.in

Introduction Binary information received from an external device is usually stored in memory. Information transferred from the central computer into an external device also is originally from the memory. Data transfer between the central computer and input and output devices may be handled in a variety of modes www.ustudy.in

Different modes of data transfer Programmed I/O Interrupt initiated I/O Direct memory access (DMA) www.ustudy.in

Programmed I/O These operations are a results of I/O instructions written in the computer program. Data transfer is initiated by an instruction in the program. Usually the data transfer data between CPU register and peripheral device. Other instructions are used to transfer data transfer data between CPU and memory. The peripheral has to be constantly monitored. Once a data transfer is initiated, the CPU is required to monitor the interface to see when a transfer can again be made. www.ustudy.in

Applications of programmed I/O method Useful in small low speed computers. Used in systems that are dedicated to monitor a device continuously. Used in the data register. Used to check the status of the flag bit and branch. www.ustudy.in

Interrupt initiated I/O This can be avoided by using an interrupt facility and special commands to inform the interface to issue an interrupt request signal when the data are available from the device. Meanwhile, CPU can proceed to execute another program. The interfaces keeps monitoring the device. When the interface determines that the device is ready for data transfer, it generates an interrupt request to the computer. www.ustudy.in

Service routines of Interrupt initiated I/O Service routines of interrupt initiated I/O can be chosen in two ways. Vectored interrupt Non-vectored interrupt www.ustudy.in

Direct Memory Access (DMA) The interface transfer data into and out of the memory unit through the memory bus. The CPU initiates the transfer of supplying the interface with the starting address and the number of words needed to be transferred and then proceed to execute other tasks. When the request is granted by the memory controller, the DMA transfer the data directly into memory. The CPU delays its memory access operation to allow the direct memory I/O transfer. www.ustudy.in

Direct Memory Access (DMA) During DMA transfer, the CPU is idle and has no control of the memory buses. The buses can be disabled by using two special control signals. Bus request (BR) Bus Grant (BG) www.ustudy.in

I/O Processor Many computers combines the interface logic with the requirements for direct memory access into one unit and call it an I/O processor. The IOP can handle many peripherals through a DMA and interrupt facility. The computer is divided into three separate modules in such a system. Memory unit CPU IOP www.ustudy.in

I/O Processor CPU is the master while the IOP is a slave processor. The CPU performs the tasks of initiating all operations. The operations include Starting an I/O transfer Testing I/O status conditions needed for making decisions on various I/O activites. www.ustudy.in

Reference Link http://www.mans.edu.eg/faceng/english/computers/PDFS/PDF4/4.4.pdf www.authorstream.com www.ustudy.in

The End …..Thank you….. www.ustudy.in