Statistics 1670 components 5839 solder joints 4 routing layers 6 power planes 1858 vias total trace length 35 m dimensions 220 x 233.35 mm 3 FPGA’s (1.

Slides:



Advertisements
Similar presentations
ORCAD Suite Using Layout Drew Hall. Motivation ORCAD is an entire software suite Schematic Schematic Simulation Simulation Layout Layout ECO (Engineering.
Advertisements

On the development of the final optical multiplexer board prototype for the TileCal experiment V. González Dep. of Electronic Engineering University of.
1 FTK Rear Transition Module Mircea Bogdan The University of Chicago November 11, 2014 Board Review.
L. Greiner 1HFT PXL LBNL F2F – March 14, 2012 STAR HFT The STAR-PXL sensor and electronics Progress report for F2F.
Creating Rout Paths Using CAMMaster. Step 1 Import Gerber File. Import Gerber File. User Ctrl+W to window around data. User Ctrl+W to window around data.
FGT Status – 12/13/2010 G. Visser STAR Forward GEM Tracker Readout/DAQ/Controls Subsystem Renee Fatemi University of Kentucky John T. Anderson, Dave Underwood.
M.J. LeVine1STAR HFT meeting, Sept 27-28, 2011 STAR SSD readout upgrade M. LeVine, R. Scheetz -- BNL Ch. Renard, S. Bouvier -- Subatech J. Thomas -- LBNL.
Getting Started with Layout Compiled by Ryan Johnson May 1, 2002  Open Orcad Capture under Engineering Software  Under FILE, choose NEW, PROJECT  The.
PCB Design Using Altium Designer/DXP/Protel Gabe A. Cohn
Uli Schäfer 1 Mainz L1Calo upgrade activities news – BLT hardware/firmware status.
RPC Electronics Status Overall system TDC –Digitizing frequency issue (determine the bin size of the TDC value) Discriminator test result Trigger module.
Computer Engineering 203 R Smith Requirements Management 6/ Requirements IEEE Standard Glossary A condition or capability needed by a user to solve.
Status of Electronics & Control System P J Smith University of Sheffield 16/12/2009.
ZigBee Calvin Choy David Kim Jason Chong Devin Galutira.
Coldfire Computer Final Presentation Josh Hudgins Randy Jedlicka Drew Larson Project Staff:
Printed Circuit Board Design
Eunil Won Harvard University April 11, 2003 for ZPD FDR 1 ZPD Prototype Tests and DAQ Implementation Introduction Prototype Tests - Electrical Signals.
© 2009 GroundWork Open Source, Inc. PROPRIETARY INFORMATION: Information contained herein is not for use or disclosure outside of GroundWork Open Source,
WP7&8 Progress Report ITS Plenary meeting, 23 April 2014 LG, PK, VM, JR Objectives 2014 and current status.
PP2 Status F. Bellina. Problem solved.. Problem with inhibit and reading temperature and many crazy behavior Solved with a new FPGA firmware: the hardware.
Simple Layout Class 2 zzz 2011/12/16
ICS – Software Engineering Group 1 The SNS General Time Timestamp Driver Sheng Peng & David Thompson.
1 Ist Virgo+ review Cascina H. Heitmann Alignment: Virgo+ changes.
Leo Greiner IPHC testing Sensor and infrastructure testing at LBL. Capabilities and Plan.
CVD PCB, first steps. 15 mm 25 mm Chip area. No ground plane underneath the chip. Bulk isolated => only one ground line Power lines Connector: 11,1mm*2,1mm:
Status of the PCI Test Stand Hardware status: Three known working PTS’s: 2 at FNAL, 1 at UIUC. Korean group working on one, LBL has one running yet? Adapter.
Maurice Goodrick, Bart Hommels 1 CALICE-UK WP2.2 Slab Data Paths Plan: – emulate multiple VFE chips on long PCBs – study the transmission behaviour.
2012 repairs, upgrades, work to complete FGT Readout/DAQ Gerard Visser FGT Meeting April 16, 2012.
Washington WASHINGTON UNIVERSITY IN ST LOUIS January 7, MSR Tutorial John DeHart Washington University, Applied Research Lab
Selecting, Formatting, and Printing a finished Report…….
Station Board EVLA F2F Meeting: December Dave FortEVLA F2F Meeting: 11/12 December Outline Station Board Review Station Board Status Delay.
PHENIX upgrade DAQ Status/ HBD FEM experience (so far) The thoughts on the PHENIX DAQ upgrade –Slow download HBD test experience so far –GTM –FEM readout.
Verification Plan & Levels of Verification
Status of Global Trigger Global Muon Trigger Sept 2001 Vienna CMS-group presented by A.Taurok.
M. Gilchriese Sector Status Module Loading Task Force Meeting November 18, 2004.
Hall D Online Meeting 27 June 2008 Fast Electronics R. Chris Cuevas Jefferson Lab Experimental Nuclear Physics Division 12 GeV Trigger System Status Update.
Global Trigger H. Bergauer, Ch. Deldicque, J. Erö, K. Kastner, S. Kostner, A. Nentchev, B. Neuherz, N. Neumeister, M. Padrta, P. Porth, H. Rohringer, H.
SEABAS DAQ development for T3MAPS Readout Abhijeet Sohni (with – Max Golub, Raymond Mui and Sean Zhu) Fall Quarter 2014.
11/5/2015Mircea Bogdan1 Annie’s Central Card Status Report - 8/21/2015 The University of Chicago.
CMX status and plans Yuri Ermoline for the MSU group Level-1 Calorimeter Trigger Joint Meeting CERN, October 2012,
FEE Electronics progress PCB layout progress VHDL progress in TBU Prototype fixtures FEE64 commissioning A few of the remaining tasks 16th July 2009.
Trace connecting two pads! More than 45 degree bends Traces too close together Rule of thumb: traces at least 40 mil apart.
2 nd Design Update Presentation March 17, Overview Ground Segment Space Segment OBCTNCTransceiverAntenna PCTNCTransceiverAntenna Rx Tx Rx Tx Rx.
Mechatronics Task Force, 26-nov-02 Olivier Teller, CERN EP-CMA1 Cooling Mechatronics Schedule.
1 4 PCB: LEFT TOP 115 channels, LEFT BOTTOM (115), RIGHT TOP (106), RIGHT BOTTOM (106). For LEFT TOP board 115 channels we have: 115 smd connectors (AMP.
AFE IIt Project Status. Current Status  AFE II Prototype Testing Complete u Detailed ch by ch testing has been done s 3071 good channels out of 3072.
DOM Main Board Rev 3/Rev 4 Status December 2, 2003 Gerald Przybylski Lawrence Berkeley National Laboratory.
T Project Review RoadRunners [IM3] Iteration
1 System for Administration, Training, and Educational Resources for NASA External Training Requests.
Monday December DESY1 GDCC news Franck GASTALDI.
Barcelona 1 Development of new technologies for accelerators and detectors for the Future Colliders in Particle Physics URL.
L. Greiner1IPHC-LBNL Phone Conference 05/2012 STAR IPHC-LBNL Phone Conference News and updated ladder testing.
EE694v-Verification-Lect7-1- Verification Plan & Levels of Verification The Verification Plan Yesterdays and today’s design environment Design specification.
Steven Worm – RutgersMar 25, CMS Testbeam at Fermilab: Status and Plans o Testbeam Setup Status –Big pieces are now in place: telescope, Si, ROC,
AIDA FEE64 production report January 2011 Manufacturing Power Supply FEE64 revision A “3 hour test” 19th January
TEL62 update Franco Spinella INFN-Pisa 28/3/2012 CERN- TDAQ WG.
March 25, FVTX Monthly/Quarterly Report June, 2009 Technical Status, Cost & Schedule Melynda Brooks, LANL.
9/12/2003Ivan Hruska1 First box prototype –Box design in July ‘03 –Box produced during August ’03 Tested last week in few fingers Small changes necessary.
Status of MAPMT FEE Electronics Boards Connector board – have 5 boards, 1 assembled Readout board (“MUX” board) – layout completed 12/2, but unfortunately.
TE-MPE-EM Design Office William Billereau 29/11/
TDC/TEL62 update M. Sozzi NA62 TDAQ WG meeting Bruxelles – 9/9/2010.
Mathias Reinecke CALICE week - Manchester Electronics Integration - Status Mathias Reinecke for the AHCAL developers.
2 March 2012Mauro Citterio - SVT Phone meeting1 Peripheral Electronics Some updates Mauro Citterio INFN Milano.
Design Documentation Knowing how to do a problem is great BUT You also need to know how to present it !! So the grader can effectively grade the problem.
Development of T3Maps adapter boards
Microcontroller Enhancement Design Project
Micromegas Vertex Tracker Status Report
HCAL Data Concentrator Production Status
HPS Motherboard Electronic Design
Fabrication Manager Features
Presentation transcript:

Statistics 1670 components 5839 solder joints 4 routing layers 6 power planes 1858 vias total trace length 35 m dimensions 220 x mm 3 FPGA’s (1 P/N, 2 designs) ARM board (1/14/2011)

“Design” is ~finished but a few practical technicalities remain: setup gerber output QFN (ADC) pad/paste/via design, then 3 traces to route through it some plane segmentation needs improvement a few clearance violations and overlap errors (line vertex slightly off-location) need to be fixed double-check CPCI connector footprint & other critical mechanical features plugged via specification (add a new drawing layer & segregate via types) fab drawing check line widths; check via usage (3 sizes, maybe some wrong types to catch) ANY FEEDBACK? CHANGES REQUESTED? QUESTIONS? complete “skeleton” FPGA designs and verify pinout is ok (is 90% done for FE) final design checks and gerber prep → RFQ [ 1/17/2011 ] and order boards (probably 18 boards, Sierra) component value cleanup (can happen after fab submission) order remaining components need to change component values in cable equalization circuit (1 day) → RFQ [ 1/24/2011 ] and order assembly (3 boards, Sierra)

ARC status (1/14/2011) Initial checkout of the board continues at ANL Have made some progress on the microcontroller/FPGA interface, however there are some delays due to another engineer who is needed to help with this, being called off to another project Lab computer setup delayed by remote access issues for Tonko. GV points out preliminary checkout of the SIU link can happen with old DDL software. This hasn’t happened yet, but I think the point is now understood. Nevertheless, just heard from Hal that Tonko has access since yesterday to the computer and could set it up. (Of course, just now is run 11 setup, not great timing.) ARM-ARC interface document being finalized by John. Some changes to the interface based on ARC and ARM design experience. Expected shipment of first ARC from ANL to IU today or Monday. Board only, firmware to follow at a later date.

ABC status (1/14/2011) ABC = “ARM Back-of-Crate” (cable connector board) Bob Abruzzio is doing this. Need an update (at meeting I hope). Layout is nearly complete when I last saw it, gave a few small change requests to him. Should be done by now if he has been able to work on this. I don’t know what other tasks may conflict.