Digital Logic Design Lecture # 14 University of Tehran.

Slides:



Advertisements
Similar presentations
Limitations are  The number of inputs (n)  The number of outputs (m)  The number of product terms (p) 5.3 Combinational PLDs ReturnNext Programmable.
Advertisements

Functions and Functional Blocks
RTL Design Introduction Decoder Encoder Multiplexer Tri-state Buffer
CS370 – Spring 2003 Programmable Logic Devices PALs/PLAs.
Programmable Logic PAL, PLA.
Henry Hexmoor1 C hapter 4 Henry Hexmoor-- SIUC Rudimentary Logic functions: Value fixing Transferring Inverting.
1 KU College of Engineering Elec 204: Digital Systems Design Lecture 9 Programmable Configurations Read Only Memory (ROM) – –a fixed array of AND gates.
Programmable Logic Devices
CPEN Digital System Design
ECE C03 Lecture 41 Lecture 4 Combinational Logic Implementation Technologies Prith Banerjee ECE C03 Advanced Digital Design Spring 1998.
EE365 Adv. Digital Circuit Design Clarkson University Lecture #7 Intro to MSI PLDs and Decoders.
Charles Kime & Thomas Kaminski © 2008 Pearson Education, Inc. (Hyperlinks are active in View Show mode) Chapter 6 – Selected Design Topics Part 4 – Programmable.
Registers  Flip-flops are available in a variety of configurations. A simple one with two independent D flip-flops with clear and preset signals is illustrated.

Chapter # 4: Programmable and Steering Logic Section 4.1
Multiplexers, Decoders, and Programmable Logic Devices
EE466:VLSI Design CAMs, ROMs, and PLAs. CMOS VLSI Design14: CAMs, ROMs, and PLAsSlide 2 Outline  Content-Addressable Memories  Read-Only Memories 
ECE 331 – Digital System Design Tristate Buffers, Read-Only Memories and Programmable Logic Devices (Lecture #16) The slides included herein were taken.
Lecture 20: CAMs, ROMs, PLAs. CMOS VLSI DesignCMOS VLSI Design 4th Ed. 20: CAMs, ROMs, and PLAs2 Outline  Content-Addressable Memories  Read-Only Memories.
ECE 301 – Digital Electronics
Lecture # 12 University of Tehran
9/20/6Lecture 3 - Instruction Set - Al1 Address Decoding for Memory and I/O.
Digital Logic Design Lecture # 8 University of Tehran.
Digital Logic Design Lecture # 7 University of Tehran.
Memory and Programmable Logic Dr. Ashraf Armoush © 2010 Dr. Ashraf Armoush.
Unit 9 Multiplexers, Decoders, and Programmable Logic Devices Ku-Yaw Chang Assistant Professor, Department of Computer Science.
Field-programmable logic devices FPLA circuits –Packaged PLA components with a fuse at every diode in both the AND and OR sections, that can be configured.
Memory and Programmable Logic Memory device: Device to which binary information is transferred for storage, and from which information is available for.
CPS3340 COMPUTER ARCHITECTURE Fall Semester, /10/2013 Lecture 5: Combinational Logic Instructor: Ashraf Yaseen DEPARTMENT OF MATH & COMPUTER SCIENCE.
Digital Logic Design Lecture # 9 University of Tehran.
Digital Design: Principles and Practices
Chapter
1 Building Larger Circuits Today: Combinational Building BlocksFirst Hour: Combinational Building Blocks –Section 4.1 of Katz’s Textbook –In-class Activity.
Digital Logic Design Lecture # 19 University of Tehran.
1 CSE370, Lecture 11 Lecture 11  Logistics  HW3 due now  Lab4 goes on as normal next week  Tuesday review 6pm, place TBD  Last lecture  "Switching-network"
Decoder/Demultiplexer
Outline MSI Parts as a Decoder Multiplexer Three State Buffer MSI Parts as a Multiplexer Realization of Switching Functions Using Multiplexers.
CEC 220 Digital Circuit Design Timing Diagrams, MUXs, and Buffers Mon, Oct 5 CEC 220 Digital Circuit Design Slide 1 of 20.
CEC 220 Digital Circuit Design Timing Diagrams, MUXs, and Buffers Friday, February 14 CEC 220 Digital Circuit Design Slide 1 of 18.
CEC 220 Digital Circuit Design Timing Diagrams, MUXs, and Buffers
Digital Logic Structures: Chapter 3 COMP 2610 Dr. James Money COMP
Chapter # 4: Programmable Logic
IC design options PLD (programmable logic device)
Digital Logic Design Lecture # 15 University of Tehran.
Digital Logic Design Lecture # 6 University of Tehran.
Lecture # 5 University of Tehran
Programmable logic devices. CS Digital LogicProgrammable Logic Device2 Outline PLAs PALs ROMs.
Lecture # 10 University of Tehran
Digital Logic Design Lecture # 13 University of Tehran.
ECE 3110: Introduction to Digital Systems Chapter 6 Combinational Logic Design Practices Decoders.
Programmable Logic Devices
Gunjeet Kaur Dronacharya Group of Institutions. Outline Introduction Random-Access Memory Memory Decoding Error Detection and Correction Programmable.
Chapter- 9 Programmable Logic Devices DHADUK ANKITA ENRL NO Noble Engineering College- Junagadh.
CENG 241 Digital Design 1 Lecture 13
ETE Digital Electronics
Digital Design Lecture 14
Chapter # 4: Programmable Logic
Computer Architecture & Operations I
Computer Architecture & Operations I
Dr. Clincy Professor of CS
ECE 434 Advanced Digital System L03
Interfacing Memory Interfacing.
Dr. Clincy Professor of CS
How Boolean logic is implemented
ECE434a Advanced Digital Systems L02
Programmable Configurations
Dr. Clincy Professor of CS
Dr. Clincy Professor of CS
Lecture 11 Logistics Last lecture Today HW3 due now
Lecture 20: CAMs, ROMs, PLAs
Presentation transcript:

Digital Logic Design Lecture # 14 University of Tehran

Outline Review of Lecture #13 PLA PAL Structure of PROM’s Transistors MSI Parts as a ROM Cascading ROMs

Review of Lecture #13 Let us continue our discussion of programmable devices. We saw the structure of a ROM with 4 inputs that had 16 lines entering its OR plane from the AND plane. The AND plane can actually be considered a 4-to-16 DCD as seen in the following figure:

Review of Lecture #13 (continued…) We saw that no minimization was done when realizing functions with ROMs, because all minterms were produced in the fixed AND plane.

PLA Consider the following truth table:

PLA (continued…) Note all minterms are used in the realization of a function, and so minimizing this truth table using 4 variable KMs can be useful. Consider the following minimization:

PLA (continued…) In the minimization method shown in the last slide, the number of variables used in a term is of no importance. What we are looking to do in this minimization is to share product terms between the different functions thus being able to decrease the number of rows in our AND plane. Doing this the shown truth table can be realized as shown in the next slide.

PLA (continued…)

The reason we don’t look for decreasing the number of literals in our product terms is rather obvious as there is no hardware difference. What we gain in this procedure is better layout and less rows which can be better observed in functions of a larger number of variables. These structures are called PLAs.

PLA (continued…) We should see PLAs as structured logic components helping us with a reduction of size in comparison to the more general-purposed ROM ICs. Nowadays PLA programmers use other techniques such as column sharing in order to decrease the size of PLAs even more.

PAL There is also a third kind of programmable device with a fixed OR plane and a programmable AND plane. An example of this structure called a PAL structure can be seen below:

PAL (continued…) As you can see in the last figure, PALs give us the ability to share certain product terms between two particular functions. Another choice PALs give us in order to realize larger functions in the ability to feedback an output of an OR gate back into the AND plane and use it as a part of a larger function. It must be noted that a feedback line can itself be used as an output.

PAL (continued…) PALs do have a benefit with respect to PLAs alongside all the restrictions they bring for realization of a function and that is better timing. This is because there is less delay on the OR gates of a PLA because of the fixed and rather small number of inputs to each OR gate.

Structure of PROM’s Transistors Let’s see the kind of transistors that are used in PROMs. These transistors are called floating gate transistors and are structured as shown below:

Structure of PROM’s Transistors (continued…) When such a transistor is to be disabled the floating gate is given a high voltage that brings electrons from the two diffusion areas into it, giving it a negative charge and thus disabling the gate. Ultra violet light can be used to send these electrons back to the diffusion area.

MSI Parts as a ROM Let’s consider a 2764: In this figure the VPP and PFM pins are used when programming the package. This package has 13 inputs that gives us 2 13 * 8 memory locations. That is 2 13 addresses pointing to 8 bit words.

MSI Parts as a ROM (continued…) The output lines are also used as input lines with the use of three state buffers as can be seen. When both CS and OE signals are 0, these pins act as output and otherwise can be inputs for programming.

Cascading ROMs Standard packages need to have the ability to cascade. ROMs are cascaded in 2 styles: The following method is called horizontal cascading that expands our word length:

Cascading ROMs (continued…) The other one is called vertical cascading that expands our address space to 14 lines that is 16k, as shown in the following figure:

Cascading ROMs (continued…) Note that the programming of these packages must be done each on its own and not in cascaded form.