J. Prast, G. Vouters, Arlington, March 2010 DHCAL DIF Status Julie Prast, Guillaume Vouters 1. Future CCC Use in DHCAL Setup 2. Calice DAQ Firmware Implementation.

Slides:



Advertisements
Similar presentations
Julie Prast, DHCAL Meeting, 24 janvier 2008 La carte DIF pour DHCAL (proto au m 2 et au m 3 ) Sebastien Cap, Julie Prast ( LAPP) Christophe Combaret (IPNL)
Advertisements

Vincent Boudry Franck Gastaldi Antoine Matthieu David Decotigny CALICE meeting 19 feb Kyungpook Nat'l U., Daegu, Korea Status of the Data Concentrator.
1 Overview of DAQ system DAQ PC LDA ODR Detector Unit DIF CCC Detector Unit DIF Detector Unit DIF Detector Unit DIF Storage Control PC (DOOCS) DAQ PC ODR.
Characterization Presentation Spring 2006 Implementation of generic interface To electronic components via USB2 Connection Supervisor Daniel Alkalay System.
Micromegas for a DHCAL LAPP, Annecy Catherine Adloff Jan Blaha Sébastien Cap Maximilien Chefdeville Alexandre Dalmaz Cyril Drancourt Ambroise Espagilière.
CALICE – 12/07/07 – Rémi CORNAT (LPC) 1 ASU and standalone test setup for ECAL MAIA BEE project Overview DAQ dedicated Sensor test In situ debug and maintenance.
Saverio Minutoli INFN Genova 1 T1 Electronic status Electronic items involved: Anode Front End Card Cathode Front End Card Read-Out Control card Slow Control.
Bart Hommels for the UK-DAQ group Status of DIF, DAQ for SiW Ecal DIF status LDA status DAQ (ODR & software) status CALICE / EUDET DAQ – DESY.
CALICE meeting Prague 2007, Hervé MATHEZ 1 DHCAL PCB STUDY for RPC and MicroMegas (Electronics recent developments for the European DHCAL) William TROMEUR,
Maurice Goodrick, Bart Hommels 1 CALICE-UK WP2.2 Slab Data Paths Plan: – emulate multiple VFE chips on long PCBs – study the transmission behaviour.
OPTO Link using Altera Stratix GX transceiver Jerzy Zieliński PERG group Warsaw.
Tuesday September Cambridge1 GDCC “next replacement of the LDA” Franck GASTALDI.
Main Board Status MB2 v1 for FATALIC & QIE 10/06/2015Roméo BONNEFOY - LPC Clermont1 Roméo BONNEFOY François Vazeille LPC Clermont-Ferrand.
CALICE: status of a data acquisition system for the ILC calorimeters Valeria Bartsch, on behalf of CALICE-UK Collaboration.
Wing LDA CALICE Collaboration Meeting DESY Hamburg, 21. March 2013 André Welker Lennart Adam, Bruno Bauss, Volker Büscher, Reinhold Degele, Karl Heinz.
PHENIX upgrade DAQ Status/ HBD FEM experience (so far) The thoughts on the PHENIX DAQ upgrade –Slow download HBD test experience so far –GTM –FEM readout.
AHCAL electronics. Status and Outlook Peter Göttlicher for the AHCAL developers CALICE meeting UT Arlington, March 11th, 2010.
Bart Hommels Univeristy of Cambridge EUDET Annual Meeting, Ecole Polytechnique, Paris JRA3: DAQ Overview Objectives System Overview Status of.
08/10/2007Julie Prast, LAPP, Annecy1 The DHCAL DIF and the DIF Task Force Julie Prast, LAPP, Annecy.
C. Combaret DIF_GDIF_MDIF_D ASU 6x 24 HR2 ASU USB Hub RPi USB2 DCC SDCC RPi USB 1 hub+Rpi for 4 cassettes 1 DCC for 8 cassettes (1 spare) Trigger.
C. Combaret 11/10/ 2008 Status of the DHCAL m2 software C. Combaret IPNL.
Detector Interface (DIF) Status CALICE meeting – DESYDec Mathias Reinecke.
11-13th Sept 2007 Calice 1 LDA Protoype Board A Xilinx Spartan board. Will be the basis of a prototype LDA using additional IO boards to interface.
Bart Hommels (for Matthew Wing) EUDET ext. steering board JRA3 DAQ System DAQ System Availability updates: – DIF: Detector Interface – LDA:
Monday December DESY1 GDCC news Franck GASTALDI.
Mathias Reinecke CALICE week Manchester DIF development – Status and Common Approach Mathias Reinecke for the CALICE DAQ and Front-End developers.
Maurice Goodrick, Bart Hommels EUDET Annual Meeting, Ecole Polytechnique, Paris EUDET DAQ and DIF DAQ overview DIF requirements and functionality.
Barcelona 1 Development of new technologies for accelerators and detectors for the Future Colliders in Particle Physics URL.
C. Combaret 27 jan 2010 SDHCAL Power pulsing tests status in lyon C. Combaret, for the IPNL team.
USB Interface Used for the DHCAL DIF Inspired from Clement’s code Julie Prast, LAPP18/06/20081.
Marc Kelly, Maurice Goodrick, Bart Hommels CALICE / EUDET DAQ – DESY CALICE (ECAL) / EUDET DAQ: DIF and LDA Status.
European DHCAL development European DHCAL development CIEMAT,IPNL,LAL, LAPP,LLR, PROTVINO, SACLAY CIEMAT,IPNL,LAL, LAPP,LLR, PROTVINO, SACLAY Status :
1 On- and near-detector DAQ work for the EUDET calorimeters Valeria Bartsch, on behalf of CALICE-UK Collaboration.
Julie Prast, Calice Electronics Meeting at LAL, June 2008 Status of the DHCAL DIF Detector InterFace Board Sébastien Cap, Julie Prast, Guillaume Vouters.
Taikan Suehara, CALICE meeting at KEK, 20 Apr page 1 Report from CALICE DAQ Task Force Taikan Suehara (Kyushu University, Japan)
1 Status of Validation Board, Selection Board and L0DU Patrick Robbe, LAL Orsay, 19 Dec 2006.
Maurice Goodrick, Bart Hommels CALICE-UK Meeting, Cambridge CALICE DAQ Developments DAQ overview DIF functionality and implementation EUDET.
14th january 2010 Actual Micromegas USB DAQ ASU and DIF
12/09/2007Julie Prast, LAPP, Annecy1 The DIF Task Force and a focus on the DHCAL DIF Remi Cornat, Bart Hommels, Mathias Reinecke, Julie Prast.
Hervé MATHEZ IPNL CALICE Meeting CERN 12 – PCB with 256 RPCs pads (Status) IPNL - LAL - LLR.
Status of DCC CALICE WEEK University of Manchester September 9, 2008 Franck LLR Polytechnique.
AHCAL Electronics. Status of Integration Mathias Reinecke for the DESY AHCAL developers AHCAL main and analysis meeting Hamburg, July 16th and 17th, 2009.
Bart Hommels for the DIF WG Electronics/DAQ for EUDET, DESY DIF status AHCAL, DHCAL, ECAL DIF prototypes Ongoing developments & plans.
News from the 1m 2 GRPC SDHCAL collection of slides from : Ch.Combaret, I.L, H.Mathez, J.Prast, N.Seguin, W.Tromeur, G.Vouters and many others.
Vincent Boudry Franck Gastaldi Antoine Matthieu David Decotigny CALICE meeting 19 feb Kyungpook Nat'l U., Daegu, Korea.
Proto micromegas au LAPP 14 november 2008The DHCAL Board for the m2 and m3 prototype1 ASU DIF Inter DIF terminaison FPC USB Test Vendredi dernier….
Maurice Goodrick, Bart Hommels CALICE DAQ, UCL DIF & intermediate board Intermediate board: Power distribution (& pulsing?!)‏ Clock fanout Level.
MADEIRA Valencia report V. Stankova, C. Lacasta, V. Linhart Ljubljana meeting February 2009.
DHCAL Acquisition with HaRDROC VFE Vincent Boudry LLR – École polytechnique.
The Data Handling Hybrid
DIF – LDA Command Interface
Status of the DHCAL 1m2 GRPC Acquisition
EUDET Elec/DAQ meeting
CALICE DAQ Developments
Status of the ODR and System Integration 31 March 2009 Matt Warren Valeria Bartsch, Veronique Boisvert, Maurice Goodrick, Barry Green, Bart Hommels,
CCS Hardware Test and Commissioning Plan
Comments on the DAQv2 advancement
Status of the DHCAL DIF Detector InterFace Board
Testbeam Timing Issues.
Status of the Data Concentrator Card and the rest of the DAQ
Sheng-Li Liu, James Pinfold. University of Alberta
CALICE/EUDET Electronics in 2007
The DHCAL DIF Board For the M2 Prototype
UK ECAL Hardware Status
HaRDROC status: (Hadronic RPC Detector Read Out Chip for DHCAL)
HaRDROC status: (Hadronic RPC Detector Read Out Chip for DHCAL)
State of developments on Readout interface of European DHCAL
Clock & Control Timing and Link 29 July 2008 Matt Warren Maurice Goodrick, Bart Hommels, Marc Kelly, ABSTRACT: A data acquisition system is described.
The DHCAL for the m2 and m3 prototype
Clock & Control Timing and Link 29 July 2008 Matt Warren Maurice Goodrick, Bart Hommels, Marc Kelly, ABSTRACT: A data acquisition system is described.
Presentation transcript:

J. Prast, G. Vouters, Arlington, March 2010 DHCAL DIF Status Julie Prast, Guillaume Vouters 1. Future CCC Use in DHCAL Setup 2. Calice DAQ Firmware Implementation News 3. DHCAL DIF Production for the M 3

DHCAL DIF Use Arlington, March 2010J. Prast, G. Vouters, DHCAL DIF Status2 Micromegas Dectector with 2*24 Hardrocs 2. Micromegas with DIRAC RPC detector with Hardrocs (IPNL)

Next step for the DHCAL Setup : Integration of the CCC board Arlington, March 2010 J. Prast, G. Vouters, DHCAL DIF Status3 Clock and control Clock Trigger RS 232 HDMI USB Synchronous distribution of : Clock External trigger Commands Reception of busys (Ramfull)

CCC Test at LAPP Reception of 50 MHz Clock Reception of Triggers Busy not yet tested. Commands will be generated with a home made serial protocol. – VHDL to be developed inside the UCL Xilinx ISE project. – Project received last Monday (thank you Matthew !) – Code to be optimized to fit in the small FPGA. => Hope to be used in next DHCAL test beam in May. Arlington, March 2010J. Prast, G. Vouters, DHCAL DIF Status4

Communication Protocol : 8B/10B First, the protocol has been developed with a Xilinx IP (because that was developed with a Xilinx FPGA) Some work was needed to integrate the 8b/10b Altera IP (a bit different from the Xilinx one, timing, operation…) in the DAQ code. PC LDA DCC DIFDetector DIFDetector … … … DIF UCL FPGA Xilinx DHCAL DIF FPGA Altera Final step : CALICE DAQ Architecture J. Prast, G. Vouters, DHCAL DIF StatusArlington, March 20105

After debugging the code at LLR with the setup above (thanks to Rémi and Franck for their precious help), the DHCAL DIF is now working in the CALICE DAQ architecture. Tests done with success : Link between DCC and DIF - Link between DCC and DIF (this link is needed before any communication between both cards) Fast Command sent from PC to DIF - Fast Command sent from PC to DIF through DCC (First way to talk with the DIF) Block Transfer sent from PC to DIF - Block Transfer sent from PC to DIF through DCC (Second way to talk with the DIF) Data sent from the DIF to the DCC - Data sent from the DIF to the DCC DCC DIFDetector DIFDetector … PC 8b/10b Communication Protocol J. Prast, G. Vouters, DHCAL DIF StatusArlington, March 20106

Now people in the DIF Task Force is going to work together to developed common code in the DIF. 3 parts are to be developed : Interface DIF/DAQ - Interface DIF/DAQ, already developed but need debug. Protocol DIF TASK FORCE - Protocol DIF TASK FORCE, this part is the one to decode the data received and encode the data to send, according a protocol. The protocol is already defined and the code is on going. Interface DIF/DETECTOR - Interface DIF/DETECTOR, the code for some detectors is already done and is going to be reused. Next Steps in Firmware development DIFDETECTOR Interface DIF/DAQ (8b/10b) Interface DIF/Detector Protocol DIF TASK FORCE DAQ J. Prast, G. Vouters, DHCAL DIF StatusArlington, March 20107

M 3 : DHCAL DIF Production 120 DIFs have to be produced for the m 3 readout (+ spares). The DIF will be produced as they are currently. – The board works quite well. – 8b/10b protocol between Altera and Xilinx FPGA validated. – No time to make a new prototype (schedule + manpower). – ADC (analog readout) not soldered. Arlington, March 2010 J. Prast, G. Vouters, DHCAL DIF Status8

Agenda for the DIF Production First batch of 20 DIFs is being produced – Face urgent need of boards, in particular for HR2/HR2b m 2 readout at IPNL. – Will be received at the end of march. Production of 150 boards this summer. – Number to be adjusted – Whole production (PCB, components, soldering) handled by one single manufacturer. – Cost around 170 € per board. – Tests this summer + September if required – Use of Boundary Scan facilities to test electrical connection of the FPGA and connectors around. => All the boards should be available for September Arlington, March 2010 J. Prast, G. Vouters, DHCAL DIF Status9 DIF integration in the m 3