Field Programmable Gate Arrays FPGA’s Moving from Fixed Mode Architectures to Mode Configurable Architectures for HDTV and Digital Cinema applications.

Slides:



Advertisements
Similar presentations
Field Programmable Gate Array
Advertisements

Day - 3 EL-313: Samar Ansari. INTEGRATED CIRCUITS Integrated Circuit Design Methodology EL-313: Samar Ansari Programmable Logic Programmable Array Logic.
FPGA (Field Programmable Gate Array)
Hao wang and Jyh-Charn (Steve) Liu
Introduction to Programmable Logic John Coughlan RAL Technology Department Electronics Division.
TIE Extensions for Cryptographic Acceleration Charles-Henri Gros Alan Keefer Ankur Singla.
A reconfigurable system featuring dynamically extensible embedded microprocessor, FPGA, and customizable I/O Borgatti, M. Lertora, F. Foret, B. Cali, L.
Survey of Reconfigurable Logic Technologies
An Introduction to Reconfigurable Computing Mitch Sukalski and Craig Ulmer Dean R&D Seminar 11 December 2003.
Spartan II Features  Plentiful logic and memory resources –15K to 200K system gates (up to 5,292 logic cells) –Up to 57 Kb block RAM storage  Flexible.
Graduate Computer Architecture I Lecture 15: Intro to Reconfigurable Devices.
PLD Technology Basics. Basic PAL Architecture DQ Q CLK OE Fuse.
EECE579: Digital Design Flows
Zheming CSCE715.  A wireless sensor network (WSN) ◦ Spatially distributed sensors to monitor physical or environmental conditions, and to cooperatively.
Seven Minute Madness: Special-Purpose Parallel Architectures Dr. Jason D. Bakos.
Embedded Systems: Introduction. Course overview: Syllabus: text, references, grading, etc. Schedule: will be updated regularly; lectures, assignments.
Introduction to Reconfigurable Computing CS61c sp06 Lecture (5/5/06) Hayden So.
Programmable logic and FPGA
Introduction to Field Programmable Gate Arrays (FPGAs) COE 203 Digital Logic Laboratory Dr. Aiman El-Maleh College of Computer Sciences and Engineering.
February 4, 2002 John Wawrzynek
CS 151 Digital Systems Design Lecture 38 Programmable Logic.
Introduction to FPGA and DSPs Joe College, Chris Doyle, Ann Marie Rynning.
1 A survey on Reconfigurable Computing for Signal Processing Applications Anne Pratoomtong Spring2002.
© 2010 Altera Corporation—Public DSP Innovations in 28-nm FPGAs Danny Biran Senior VP of Marketing.
Future FPGA Development Duane McDonald Digital Electronics 3.
General FPGA Architecture Field Programmable Gate Array.
Dr. Konstantinos Tatas ACOE201 – Computer Architecture I – Laboratory Exercises Background and Introduction.
Xilinx at Work in Hot New Technologies ® Spartan-II 64- and 32-bit PCI Solutions Below ASSP Prices January
EKT303/4 PRINCIPLES OF PRINCIPLES OF COMPUTER ARCHITECTURE (PoCA)
Embedded Systems. 2 A “short list” of embedded systems And the list goes on and on Anti-lock brakes Auto-focus cameras Automatic teller machines Automatic.
Networking Virtualization Using FPGAs Russell Tessier, Deepak Unnikrishnan, Dong Yin, and Lixin Gao Reconfigurable Computing Group Department of Electrical.
Xilinx Online - Press Announcement Rich Sevcik Xilinx programmable systems, network connected, are upgraded, modified, or fixed after deployment.
Highest Performance Programmable DSP Solution September 17, 2015.
ECE 465 Introduction to CPLDs and FPGAs Shantanu Dutt ECE Dept. University of Illinois at Chicago Acknowledgement: Extracted from lecture notes of Dr.
1 Software Radio Enabling Dynamic Spectrum Management.
CPLD (Complex Programmable Logic Device)
Software Defined Radio 長庚電機通訊組 碩一 張晉銓 指導教授 : 黃文傑博士.
J. Christiansen, CERN - EP/MIC
Embedded Runtime Reconfigurable Nodes for wireless sensor networks applications Chris Morales Kaz Onishi 1.
Introduction to FPGA Created & Presented By Ali Masoudi For Advanced Digital Communication Lab (ADC-Lab) At Isfahan University Of technology (IUT) Department.
0/13 Introduction to Programmable Logic Devices Aleksandra Kovacevic Veljko Milutinovic
STMIK Jakarta STI&K, Jakarta - September Designing Image Processing Component using FPGA Device By : Sunny Arief Sudiro.
DN3000K10 ASIC Emulation System. Board Overview Up to five Xilinx VirtexII™ FPGAs Numerous connections available for application specific circuitry and.
EE3A1 Computer Hardware and Digital Design
EKT303/4 PRINCIPLES OF PRINCIPLES OF COMPUTER ARCHITECTURE (PoCA)
Development of Programmable Architecture for Base-Band Processing S. Leung, A. Postula, Univ. of Queensland, Australia A. Hemani, Royal Institute of Tech.,
M.Mohajjel. Why? TTM (Time-to-market) Prototyping Reconfigurable and Custom Computing 2Digital System Design.
Survey of multicore architectures Marko Bertogna Scuola Superiore S.Anna, ReTiS Lab, Pisa, Italy.
Programmable Logic Device Architectures
1 Advanced Digital Design Reconfigurable Logic by A. Steininger and M. Delvai Vienna University of Technology.
Survey of Reconfigurable Logic Technologies
Delivered by.. Love Jain p08ec907. Design Styles  Full-custom  Cell-based  Gate array  Programmable logic Field programmable gate array (FPGA)
FPGA Field Programmable Gate Arrays Shiraz University of shiraz spring 2012.
LB Logic Block LB Logic Block LB Logic Block LB Logic Block LB Logic Block LB Logic Block LB Logic Block LB Logic Block LB Logic Block S/V block I/O Cell.
FPGA-Based System Design: Chapter 3 Copyright  2004 Prentice Hall PTR Topics n FPGA fabric architecture concepts.
Thinning Lines Between Software and Hardware Programmable Logic Devices Adam Foust.
Introduction to Field Programmable Gate Arrays (FPGAs) EDL Spring 2016 Johns Hopkins University Electrical and Computer Engineering March 2, 2016.
A Brief Introduction to FPGAs
FPGA Technology Overview Carl Lebsack * Some slides are from the “Programmable Logic” lecture slides by Dr. Morris Chang.
Introduction to Programmable Logic
ENG3050 Embedded Reconfigurable Computing Systems
From Silicon to Microelectronics Yahya Lakys EE & CE 200 Fall 2014
Ming Liu, Wolfgang Kuehn, Zhonghai Lu, Axel Jantsch
Electronics for Physicists
FPGA.
Lecture 41: Introduction to Reconfigurable Computing
Introduction to Programmable Logic Devices
® IRL Solutions File Number Here.
Physical Implementation
Programmable logic and FPGA
Presentation transcript:

Field Programmable Gate Arrays FPGA’s Moving from Fixed Mode Architectures to Mode Configurable Architectures for HDTV and Digital Cinema applications Juan Pertierra, Cine-tal Systems

FPGA’s : what are they? Reconfigurable logic devices Large number of logic building blocks Dedicated resources – RAM – Multipliers – High Speed Serial I/O Volatile or non-volatile Introduction

FPGA - Advantages Compared to OS/processor-based systems: – Native real-time video processing – Efficient use of hardware resources (no O/S overhead) Compared to ASICs: – Fast time-to-market – Distribution platform is the development platform – Lower NRE costs – Easy IP updates and fixes Introduction

Fixed Mode Architecture (FMA) Standard method of deployment of FPGA based systems today. – Implements a single set of functionality Used in dynamic market environments where updates are frequent. – Firmware updates, bug fixes, standards evolution, etc. Examples include – Cable Modems – Cell Phones – Set Top Boxes Introduction

Mode Configurable Architecture (MCA) An MCA device supports multiple applications, Used in environments where common hardware devices can be “re-commissioned” for multiple applications. Continues to provide the advantages of field updates to the application and hardware as needed. Examples include – Cine-tal’s Davio – In-Socket Accelerator MCA Deployment

Mode-Configurable Architecture Modal example #1: – LCD/Plasma driver + scopes Load on mode change Display Processor w/ Scopes Memory 3Gbps SDI IN OUT FPGA Resampler IN OUT HDMI De-interlace Wave/Vector Scope 1DLUTs Mixer ColorSpace Converters 3 memory banks Simplified board Smaller FPGA Examples

Mode-Configurable Architecture Modal example #2: – Format conversion box Load on mode change Format Conversion Application Memory 3Gbps SDI IN OUT FPGA Resampler IN OUT HDMI De-interlace Video Resizer 1DLUTs Mixer ColorSpace Converters 3 memory banks Simplified board Smaller FPGA Examples

Mode-Configurable Architecture Modal example #3: – Stereoscopic/Dual color management Load on mode change Stereoscopic Display processor Memory 3Gbps SDI IN OUT FPGA 3D LUT IN OUT HDMI 3D LUT FrameStore 1DLUTs Mixer ColorSpace Converters 3 memory banks Simplified board Smaller FPGA Examples

Final Thoughts MCA Advantages – Reduces price point for high-end functionality – Greatly expands the functionality of the hardware investment – Expedites delivery of new applications like 3D stereo. – Applications can have scalable complexity and user control. Conclusion