RAL Instrumentation DepartmentViraj Perera Generic Test Module & BGAs Similar architecture to DSS with Virtex FPGAs.

Slides:



Advertisements
Similar presentations
Manufacturing Processes for a 4 Layer Multi-layer PCB Section through PCB Via hole SMD Pad The following presentation covers the main processes during.
Advertisements

CMS Week March presented by John Coughlan RAL FED Hardware Status Pre-Series Manufacture Final Production Plans.
BTEC First Engineering
Evaluation of my motorcycle Joseph Mangan
Motor & Encoder Mounting Guide. Bill of Materials 1. 10:1 Micro Metal Gearmotor HP item # 999 X 2 2. Pololu Micro Metal Gearmotor Bracket Extended Pair.
Uli Schäfer JEM Status and Test Results Hardware status JEM0 Hardware status JEM1 RAL test results.
Uli Schäfer JEM Status and plans Hardware status JEM0 Hardware status JEM1 Plans.
MICE Electronics Update Mice Target Workshop – Dec 2010 P J Smith James Leaver.
Tracker Week – UCSB Gantry Status – April 20, 2004 – Dean White 1 Gantry Report University of California Santa Barbara Dean White.
Uli Schäfer JEM Plans Status (summary) Further standalone tests Sub-slice test programme JEM re-design Slice test.
Uli Schäfer JEM0 Status (summary) 3 JEM0s up and running: JEM0.0 used for standalone tests only (Mainz) JEM0.1 fully qualified module0 JEM0.2 (like JEM0.1.
Endcap Muon meeting: UC Davis, Feb , 2005 J. Hauser UCLA 1 TMB and RAT Status Report Outline: Current status of TMB and RAT boards Noise measurements.
Uli Schäfer JEM0 hardware history and status JEM - The next iteration : many questions, few answers test plans and time scale.
Uli Schäfer JEM0 (*) JEM0 Hardware : overview, history, and status JEM0 Firmware : algorithms, status JEM – plans and timescale (*) Module0 specifications.
Uli Schäfer 1 JEM1: Status and plans Hardware status Firmware status Plans.
MICE Collaboration Meeting March 29 - April 1, CERN MICE alignment, tolerances and supports Tuesday March 30 Room Edgar Black/IIT March17-
Uli Schäfer 1 Production and QA issues Design Modules have been designed, with schematic capture and layout, in Mainz (B.Bauss) Cadence design tools, data.
Uli Schäfer JEM Status and plans Firmware Hardware status JEM1 Plans.
Uli Schäfer JEM Status and plans Algorithms Hardware JEM0, JEM1 Tests Plans.
Uli Schäfer 1 Production modules Status Plans JEM: Status and plans.
Operational prototype work at CERN Status report MM Gen. Meeting, 06/11/2013 J. Wotschack1.
PCB design and fabrication Lin Zhong ELEC424, Fall 2010.
Micro-Usmd Rework These are very small BGA style components.
Surface Mount Device Soldering Materials by Linz Craig.
Overview Test Interface (TIU PCB‘s) are extremely expensive.
The World Leader in High-Performance Signal Processing Solutions Surface-Mount IC Prototyping Boards James Bryant European Applications Manager.
Chip Carrier Package as an Alternative for Known Good Die
The printed circuit board (PCB) design
We make hot joints.. 2 Who we are. Originally part of a leading international handheld repair and rapid prototyping company, Repair point was formed *
Lead-Free BGA Terminations with Tin/Lead Paste Bob Willis.
BS Test & Measurement Technique for Modern Semi-con devices & PCBAs.
TMDB delay and production plan Augusto. TMDB Prototype Status The prototype boards almost fully assembled should be delivered this week ( May 5 th ) First.
LSU 09/12/2013Electronics - SkeeterSat1 Building SkeeterSat Inventory Components  Identify components Use the parts list and assembly manual  Tape to.
“PCB” -AMIT NIKAM -ASHI NAGARIYA.
Atlas L1Calo CMX Card CMX is upgrade of CMM with higher capacity 1)Inputs from JEM or CPM modules – 40 → 160Mbps (400 signals) 2)Crate CMX to System CMX.
CERN ATLAS ID Week: TRT ROD Update Colin Gay University of British Columbia TRT ROD Update Colin Gay.
Situation with industry
Soldering Dennis Yuan Fall What is it for? Making good conductive contact between a component and the PCB Through-hole parts Surface mount parts.
THERMOMETER PROJECT PCB ASSEMBLY INSTRUCTIONS.
Uli Schäfer 1 JEM Status and plans Hardware -JEM1 -Status Firmware -Algorithms -Status Plans.
Hardware proposal for the L2  trigger system detailed description of the architecture mechanical considerations components consideration electro-magnetic.
Silicon /pcb assembly R Thompson, J Freestone LAL 3 June 08.
© ABSL Power Solutions 2007 © STM Quality Limited STM Quality Limited Poka-Yoke TOTAL QUALITY MANAGEMENT Poka-Yoke.
FED Overview VME-FPGA TTCrx BE-FPGA Event Builder Buffers FPGA Configuration Compact Flash Power DC-DC DAQ Interface 12 Front-End Modules x 8 Double-sided.
John Coughlan Tracker Week October FED Status Production Status Acceptance Testing.
Technology Road Map Imaging And Etching Trace / Space Outers * Current
Surface Mount Technology
Storage Centre HKOI 2007 Senior Q1 Kelly Choi. The Problem The COW Team are going to look for treasures in N ruins in a rectangular map. The COW Team.
How to make a PCB.
MEMS Packaging ד " ר דן סתר תכן וייצור התקנים מיקרומכניים.
LSU 08/11/2004Electronics 41 Assembly Techniques Electronics Unit – Lecture 4 Component Preparation Component Placement and Soldering Inspection Activity.
IPC Standard Surface Mount Requirements Automatic assembly considerations for surface mounted components are driven by pick-and- place machines.
IGCSE ICT CAD/CAM. Have an understanding of a broad range of ICT applications, including the use of 3D modelling:  Architecture  Manufacture  CAD/CAM.
The printed circuit board (PCB) design §PCB design is part of the design process of a product in electronics industry. §PCB is a piece of insulating plastic.
Gueorgui ANTCHEV PH-TOT TOTEM Collaboration Meeting – December TOTFED – TOTEM Front End Driver VME64x Host Board OptoRX Firmware.
Status report on the development of a TPC readout system based on the SALTRO-16 chip and some thoughts about the next step Leif Jönsson AIDA Meeting Vienna.
© Hardware & Coffee with PCB design & manufacturing.
PCB Assembly. INTRODUCTION  PCB abbreviation is a printed circuit board,also known as a printed wiring board.  For electronics PCB is used to build.
Effects of Component Rework on Reliability rev01 Khaw Mei Ming - Keysight HDP User Group Project Meeting 4 th May 2016 © HDP User Group International,
Basic Dimensioning.
Development of T3Maps adapter boards
ATLAS pixel module assembly flow
Introduction , Variations & Use
Activities so far Meeting at Imperial, Paul and Matt
FEE Electronics progress
Advanced Skills Soldering Class
Electronics Interconnection at NPL
Using eagle for custom hsd schematic and layout
Status of the EUDET Prototype
Correct Procedures for Changing, Storing, and Maintaining Saw Blades
Presentation transcript:

RAL Instrumentation DepartmentViraj Perera Generic Test Module & BGAs Similar architecture to DSS with Virtex FPGAs

RAL Instrumentation DepartmentViraj Perera Generic Test Module For ATLAS and CMS to test algorithms Delivered in December 2000 –Incorrect device supplied and fitted (XCV600 instead of XCV600E) –Component distributors took responsibility for the mistake –Re-worked twice without successes This took long time December 2000 to April 2001 –However one board was usable with some bits missing CMS is using it now to develop their firmware –Ordered two new boards and components PCBs arrived on time (26/5/2001) Waiting for the XCV1600E from Insight Should be available for use by June/July 2001

RAL Instrumentation DepartmentViraj Perera BGA Re-work Still investigating re-workability of BGAs –another company found with different re-work machine (infrared - see below) –Replaced fine pitch (0.5mm) TQFP (304 and 208 pin) devices successfully on a DSS previously thought not possible with a hot air tool Damage to pads, components around it coming off, etc –To gain experience, shall try the GTM with this method if there is no damage to the module after the previous two attempts

RAL Instrumentation DepartmentViraj Perera ERSASCOPE Visual inspection after: –Assembly –Re-work Optical Instrument

RAL Instrumentation DepartmentViraj Perera ERSASCOPE Visual Inspection - Typical BGA Problems Uncovered Database with typical problems and solutions immediately available to the operator

RAL Instrumentation DepartmentViraj Perera Problems with BGA assembly on 9U modules! The manufactures do not see any problems assembling BGAs (fine pitch (1 mm) or ‘standard’ (1.27 mm)) onto a 9U module. –Discussed the CPM ~30 BGA packages + –~ 20 Fine pitch BGAs –Few things to consider: PCB design (ground planes etc) to prevent bowing at re-flow PCB surface finish BGA outline (alignment markings) –Usually done with silk screen Tolerance from board-to-board may differ –Prefer corners marked with copper Avoid components (ICs) on back of the module

RAL Instrumentation DepartmentViraj Perera Problems with BGA assembly on 9U modules! Message: – With complex modules, over-the-wall approach could cause problems! Designers, PCB manufacturer and board assembler must work together and understand requirements for each stage!