VHDL Stopwatch with Split A presentation by Scott Conaton and Colin Dolcetti.

Slides:



Advertisements
Similar presentations
CPE 201 Digital Design Lecture 25: Register Transfer Level Design (2)
Advertisements

Lecture 23: Registers and Counters (2)
1ASM Algorithmic State Machines (ASM) part 1. ASM2 Algorithmic State Machine (ASM) ‏ Our design methodologies do not scale well to real-world problems.
//HDL Example 6-1 // //Behavioral description of //Universal shift register // Fig. 6-7 and Table 6-3 module shftreg.
Programmable Interval Timer
Digital Design - Sequential Logic Design Chapter 3 - Sequential Logic Design.
Digital Logic Circuit Analysis & Design 王 军 王 军 王晓东.
Counter Circuits and VHDL State Machines
Latches Module M10.1 Section 7.1. Sequential Logic Combinational Logic –Output depends only on current input Sequential Logic –Output depends not only.
RIPPLE COUNTERS A register that goes through a prescribed sequence of states upon the application of input pulses is called a counter. The input pulses.
Homework Reading Machine Projects Labs Tokheim Chapter 9.1 – 9.6
CSE 140L Lecture 4 Flip-Flops, Shifters and Counters Professor CK Cheng CSE Dept. UC San Diego.
Structural VHDL VHDL Tutorial R. E. Haskell and D. M. Hanna T3: ALU Design.
S. RossEECS 40 Spring 2003 Lecture 28 Today… Analyzing digital computation at a very low level! The Latch Pipelined Datapath Control Signals Concept of.
Generate a clock pulse clk inp outp
4/10/20081 Lab 9 RT methodology introduction Register operations Data Path Control Path ASM Example TA: Jorge Crichigno.
ENGIN112 L27: Counters November 5, 2003 ENGIN 112 Intro to Electrical and Computer Engineering Lecture 27 Counters.
CS370 Counters. Overview °Counter: A register that goes through a prescribed series of states °Counters are important components in computers. °Counters.
7-Segment Displays VHDL Tutorial R. E. Haskell and D. M. Hanna T4: Xilinx LogiBLOX.
1 COMP541 State Machines – 2 Registers and Counters Montek Singh Feb 8, 2007.
Lab 5 :JK Flip Flop and Counter Fundamentals:
Counters  A counter is a device which stores (and sometimes displays) the number of times a particular event or process has occurred, often in relationship.
BY: TRAVIS HOOVER 2/22/2011 CS 147 DR. LEE JK flip-flops.
Block Diagram of 4518 Dual BCD Counter The 4518 Dual BCD Counter has two BCD counters. Each counter is similar to the other. Each counter has a master.
Registers and Counters
Registers and Counters
Asynchronous Counters with SSI Gates
Introduction to Counter in VHDL
Advanced FPGA Based System Design Lecture-9 & 10 VHDL Sequential Code By: Dr Imtiaz Hussain 1.
ENGSCI 232 Computer Systems Lecture 5: Synchronous Circuits.
SAP1 (Simple-As-Possible) Computer
Flip Flop
1 Chapter 4 Timer Operation (I. Scott MacKenzie).
PIT: Programmable Interval Timer
8254 Counter/Timer Counter Each of the three counter has 3 pins associated CLK: input clock frequency- 8 MHz OUT GATE: Enable (high) or disable.
Rabie A. Ramadan Lecture 3
Chapter 4 TIMER OPERATION
CoE3DJ4 Digital Systems Design Chapter 4: Timer operation.
PIT Programming Examples Working with the modes of PIT.
Senior Project Presentation: Designers: Shreya Prasad & Heather Smith Advisor: Dr. Vinod Prasad May 6th, 2003 Internal Hardware Design of a Microcontroller.
BYU ECEn 320 Lab 4 UART Transmitter. BYU ECEn 320 UART Transmimtter Specification VGA Serial A1 Expansion Connector PS2 A2 Expansion Connector B1 Expansion.
ECEN 248: INTRODUCTION TO DIGITAL SYSTEMS DESIGN Lecture 17 Dr. Shi Dept. of Electrical and Computer Engineering.
Digital Design Lectures 11 & 12 Shift Registers and Counters.
8279 KEYBOARD AND DISPLAY INTERFACING
 Counters are sequential circuits which "count" through a specific state sequence. They can count up, count down, or count through other fixed sequences.
displayCtrlr Specification
CascadedBCDCntr&Display Aim : Capture, simulate and implement a 2-digit, loadable BCD up/down counter, with chip enable I/P (CE) and chip enable O/P (CEO).
Introduction to Sequential Logic
BR 1/991 Dice Game (Chapter 22) The dice game in Chapter 22 is a good example of a Finite State Machine controlling a Datapath. –The combined FSM/Datapath.
SIMON Presented By: Amanda Buczkowski James Jenkins Fadi Hanna.
Counter Circuits and VHDL State Machines
Sequential logic circuits
Fibonnaci Sequence Generator and Testbench in VHDL Michael Larson.
Digital Electronics.
Digital System Design using VHDL
CEC 220 Digital Circuit Design Dice Game Wed, April 06 CEC 220 Digital Circuit Design Slide 1 of 15.
THEME 6: Frequency dividers. Digital counters with reduced counting modulus. Programmable digital counters. If the input pulses are more than K, the counter.
Counters and registers Eng.Maha Alqubali. Registers Registers are groups of flip-flops, where each flip- flop is capable of storing one bit of information.
1 (c) W. J. Dally Digital Design: A Systems Approach Lecture 8: Factoring State Machines.
KEYBOARD/DISPLAY CONTROLLER - INTEL Features of 8279 The important features of 8279 are, Simultaneous keyboard and display operations. Scanned keyboard.
Implementation of Pong over VGA on the Nexys 4 FPGA
1 Homework Reading –Tokheim Chapter 9.1 – 9.6 Machine Projects –Continue on mp3 Labs –Continue in labs with your assigned section.
FLIP FLOPS Binary unit capable of storing one bit – 0 or 1
Digital Electronics Multiplexer
Homework Reading Machine Projects Labs Tokheim Chapter 9.1 – 9.6
Digital Electronics Multiplexer
Instructor: Alexander Stoytchev
EE4OI4 Engineering Design
14 Digital Systems.
ECE 352 Digital System Fundamentals
Presentation transcript:

VHDL Stopwatch with Split A presentation by Scott Conaton and Colin Dolcetti

Project Objectives Build and implement a fully functional stopwatch using VHDL programming techniques developed in class. Demonstrate the use of the stopwatch to the class as a whole.

Design We developed several new modules to utilize in the main program Time_Gen: a time value generator, which outputs the time elapsed since the input, clkin has been set to 1. BTNx: toggles the value of its output whenever it recieves a clock pulse.

Time_gen This module consists of four modified counters, tenscnt, onescnt, tenthcnt, and hunscnt. The output of each of these counters is its corresponding time digit. The counters each receive the clock pulse and delay it the appropriate time

q1q2q3 tenscnt q4 clk Time_gen clkin clr hunscnt clkin clr tenthcnt clkin clr onescnt clkin clr

Main Program The main program takes the time value output by time_gen and sends it to the data registers T and N. The display register, DI, loads the value in N into the display module, which then outputs the time value to the 7-segment displays

FinalMain N2 N T clr clk clk1 clk2 clkin diload BTN(1) BTN(2) Time_gen display clk A(3:0)AtoG(6:0) Q T clr clk tload N clr clk tload DI clr clktload BTN? debounce

dig7seg A(4:1) AtoG(6:0) display dig4(3:0) anode "1111" dig1 dig4 dig3dig2 clk4 dig3(3:0)dig2(3:0)dig1(3:0) osc_4k

Main Program Controls When either button is pressed, its value is sent through a debounce to reduce it to a short clock pulse. The pulse then travels through the BTNx module which, if BTN(1) is pressed, toggles the clkin signal, and if BTN(2) is pressed, toggles the diload signal.

Effect of clkin and diload Clkin and diload are initially set to 0 and 1 which stops time_gen, and allows the value in N to be loaded into DI and displayed. When clkin goes to 1, time_gen begins to count and the current value is output to the displays. When diload goes to 0, DI no longer loads any new values from N.

Effects (Cont.) At this point N still updates from time_gen every pulse, but only the last value in DI is displayed, until BTN(2) is pressed again, resetting diload to 1. This is how we created the split effect.

Demonstration of Stopwatch We will now demonstrated the final implementation of our stopwatch program Please hold your questions until the demo has finished.