Parallel Sessions: Compilers Moderator: Quinlan Panelists: Milind Kulkarni (Purdue), David Padua (UIUC), P. Sadayappan (Ohio State), Armando Solar-Lezama.

Slides:



Advertisements
Similar presentations
Automatic Data Movement and Computation Mapping for Multi-level Parallel Architectures with Explicitly Managed Memories Muthu Baskaran 1 Uday Bondhugula.
Advertisements

Chapter 5 Development and Evolution of User Interface
Using UML, Patterns, and Java Object-Oriented Software Engineering Chapter 1: Introduction.
CS 201 Compiler Construction
AlphaZ: A System for Design Space Exploration in the Polyhedral Model
TRANSFORMING NEW PRODUCT LAUNCHES Chris Casey Xxx TITLE xxx October 1, 2014 PRECISION ACTIVATION.
1 VLDB 2006, Seoul Mapping a Moving Landscape by Mining Mountains of Logs Automated Generation of a Dependency Model for HUG’s Clinical System Mirko Steinle,
8. Code Generation. Generate executable code for a target machine that is a faithful representation of the semantics of the source code Depends not only.
Optimizing single thread performance Dependence Loop transformations.
1 Lawrence Livermore National Laboratory By Chunhua (Leo) Liao, Stephen Guzik, Dan Quinlan A node-level programming model framework for exascale computing*
Modeling and Simulation for Architecture: Breakout Arun R. Krste A. Dave M. Doe H.Y. Derek C. Lizy J. Kevin L. Dean K. Karen B. Shekhar B. Mike P. Chris.
Introduction to Computer Programming in C
CSCI 317 Mike Heroux1 Class Introduction CSCI 317 Mike Heroux.
The Design Process Outline Goal Reading Design Domain Design Flow
TM Pro64™: Performance Compilers For IA-64™ Jim Dehnert Principal Engineer 5 June 2000.
Innovation Leadership Training Day Four Prototype - Pilot February 20, 2009 All materials © NetCentrics 2008 unless otherwise noted.
Addressing Optimization for Loop Execution Targeting DSP with Auto-Increment/Decrement Architecture Wei-Kai Cheng Youn-Long Lin* Computer & Communications.
A Practical Method For Quickly Evaluating Program Optimizations Grigori Fursin, Albert Cohen, Michael O’Boyle and Olivier Temam ALCHEMY Group, INRIA Futurs.
Programming Languages Structure
MaJIC: Compiling MATLAB for speed and responsiveness George Almasi and David Padua.
Compiler Optimization-Space Exploration Adrian Pop IDA/PELAB Authors Spyridon Triantafyllis, Manish Vachharajani, Neil Vachharajani, David.
Trend towards Embedded Multiprocessors Popular Examples –Network processors (Intel, Motorola, etc.) –Graphics (NVIDIA) –Gaming (IBM, Sony, and Toshiba)
Register Allocation and Spilling via Graph Coloring G. J. Chaitin IBM Research, 1982.
Chapter 1 The Systems Development Environment Modern Systems Analysis and Design Sixth Edition Jeffrey A. Hoffer Joey F. George Joseph S. Valacich.
Chapter 1 The Systems Development Environment
Chapter 1 The Systems Development Environment
2012 X-Stack: Programming Challenges, Runtime Systems, and Tools - LAB Daniel J. Quinlan Lawrence Livermore National Laboratory (Lead PI) Co-PIs.
Course Outline DayContents Day 1 Introduction Motivation, definitions, properties of embedded systems, outline of the current course How to specify embedded.
5.3 Machine-Independent Compiler Features
Chapter 1 The Systems Development Environment
Page 1 MODEL TEST in the small GENERALIZE PROGRAM PROCESS allocated maintenance changes management documents initial requirement project infrastructure.
Object Oriented Analysis and Design Introduction.
Software Pipelining for Stream Programs on Resource Constrained Multi-core Architectures IEEE TRANSACTIONS ON PARALLEL AND DISTRIBUTED SYSTEM 2012 Authors:
1 Advance Computer Architecture CSE 8383 Ranya Alawadhi.
1 Introduction Programming Language Design and Implementation (4th Edition) by T. Pratt and M. Zelkowitz Prentice Hall, 2001 Sections
John Mellor-Crummey Robert Fowler Nathan Tallent Gabriel Marin Department of Computer Science, Rice University Los Alamos Computer Science Institute HPCToolkit.
Enabling Refinement with Synthesis Armando Solar-Lezama with work by Zhilei Xu and many others*
HiPC 2010 AN INTEGER PROGRAMMING FRAMEWORK FOR OPTIMIZING SHARED MEMORY USE ON GPUS Wenjing Ma Gagan Agrawal The Ohio State University.
4.2.1 Programming Models Technology drivers – Node count, scale of parallelism within the node – Heterogeneity – Complex memory hierarchies – Failure rates.
ACMSE’04, ALDepartment of Electrical and Computer Engineering - UAH Execution Characteristics of SPEC CPU2000 Benchmarks: Intel C++ vs. Microsoft VC++
Chapter 25: Code-Tuning Strategies. Chapter 25  Code tuning is one way of improving a program’s performance, You can often find other ways to improve.
CISC Machine Learning for Solving Systems Problems Presented by: Alparslan SARI Dept of Computer & Information Sciences University of Delaware
X-Stack Front-End Katherine Yelick, Organizer Tina Macaluso, Scribe Mary Hall, Presenter Participants: John Bell, Jim Belak, Milind Kulkarni, David Padua,
HPC User Forum Back End Compiler Panel SiCortex Perspective Kevin Harris Compiler Manager April 2009.
1 Optimizing compiler tools and building blocks project Alexander Drozdov, PhD Sergey Novikov, PhD.
1 CAPS Compilers Activities IRISA Campus Universitaire de Beaulieu Rennes.
Sep 11, 2009 Automatic Transformation of Applications onto GPUs and GPU Clusters PhD Candidacy presentation: Wenjing Ma Advisor: Dr Gagan Agrawal The.
Introduction to Compiling
Compiler Construction (CS-636)
Project Title All your names 1. Problem Space Importance of problem space How do people deal with this problem today? Who will care about a solution?
Design Reuse Earlier we have covered the re-usable Architectural Styles as design patterns for High-Level Design. At mid-level and low-level, design patterns.
Euro-Par, 2006 ICS 2009 A Translation System for Enabling Data Mining Applications on GPUs Wenjing Ma Gagan Agrawal The Ohio State University ICS 2009.
FPGA Hardware Synthesis Jessica Baxter. Reference M. Haldar, A. Nayak, N. Shenoy, A. Choudhary and P. Banerjee, “FPGA Hardware Synthesis from MATLAB”,
Introduction to Language Programming Hierarchy of programming lang. Based on machine independences: 1. Machine language 2. Assembly language 3. Higher.
AUTO-GC: Automatic Translation of Data Mining Applications to GPU Clusters Wenjing Ma Gagan Agrawal The Ohio State University.
High Performance Embedded Computing © 2007 Elsevier Lecture 10: Code Generation Embedded Computing Systems Michael Schulte Based on slides and textbook.
Andrey Karaulov, Alexander Strabykin Institute for System Programming Russian Academy of Sciences SYRCoSE: Spring Young Researchers Colloquium on Software.
1 HPJAVA I.K.UJJWAL 07M11A1217 Dept. of Information Technology B.S.I.T.
Heterogeneous Processing KYLE ADAMSKI. Overview What is heterogeneous processing? Why it is necessary Issues with heterogeneity CPU’s vs. GPU’s Heterogeneous.
Tutoring & Help Systems Deepthi Bollu for CSE495 10/31/2003.
Introduction to Machine Learning, its potential usage in network area,
Topics to be covered Instruction Execution Characteristics
Advanced Computer Systems
Code Optimization.
Turing Lecture External Version.ppt
*current controlled assessment plans are unknown
STUDY AND IMPLEMENTATION
UNIT 3 CHAPTER 1 LESSON 4 Using Simple Commands.
Create engaging training with text pictures and video!
Presentation transcript:

Parallel Sessions: Compilers Moderator: Quinlan Panelists: Milind Kulkarni (Purdue), David Padua (UIUC), P. Sadayappan (Ohio State), Armando Solar-Lezama (MIT), Olivier Tardieu (IBM), Nicolas Vasilache (Reservoir)

Panel Introductions Miland: memory hierarchy / locality : highly demanded, even with Polyhedral David: how to evaluate quality : compilers react differently to different codes understand more about optimization problems : how to apply them. predict the ultimate performance gain Saday: landscape : architecture, data movement, up-bound analysis, irregular apps, analyze apps publication metrics: new ideas/prototypes vs. compiler work with real impact on apps. Saman: need long term evaluation. Incentives to attract researchers. JMC:finish compilers to deal with millions lines of codes. Armando Compiler fire and forget thing, all or nothing: too conservative → force manual code transformation. solution: give control, give feedback, support to users. Interactive compiler/refinement process

Panel Introductions Saman: reverse/rollback the process to check, need good UI people. funding for UI/visualization Olivier X10 language: ready to support CUDA using the place concept, future work for NUMA Nicolas confirm previous issues: issues, interaction with users. new architecture challenges: parameterized code generation Algorithms: correct representation for loop, communication, data structure synthesis, how to put them together, apply combined transformation.

Panel Questions Panel questions * one rewrite/language: – high level specification like using Matlab – multiple, iterative, localized rewrites. – high level description for app features: locality, etc. – DSL, new general constructs like array loops, goto * new/old compiler techniques: – array region/array section analysis → mulitithreaded, heterogeneous envionment. – Analysis : high level gap SSA – Interactive/feedback