Penn ESE370 Fall2011 -- DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 2: September 9, 2011 Transistor Introduction.

Slides:



Advertisements
Similar presentations
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 10: September 29, 2010 MOS Transistors.
Advertisements

Field Effect Transistor characteristics
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 24: November 4, 2011 Synchronous Circuits.
Metal-Oxide-Semiconductor Fields Effect Transistors (MOSFETs) From Prof. J. Hopwood.
Transistors These are three terminal devices, where the current or voltage at one terminal, the input terminal, controls the flow of current between the.
MOSFETs Monday 19 th September. MOSFETs Monday 19 th September In this presentation we will look at the following: State the main differences between.
10/8/2004EE 42 fall 2004 lecture 171 Lecture #17 MOS transistors MIDTERM coming up a week from Monday (October 18 th ) Next Week: Review, examples, circuits.
11/5/2004EE 42 fall 2004 lecture 281 Lecture #28 PMOS LAST TIME: NMOS Electrical Model – NMOS physical structure: W and L and d ox, TODAY: PMOS –Physical.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 27: November 5, 2014 Dynamic Logic Midterm.
© Digital Integrated Circuits 2nd Devices VLSI Devices  Intuitive understanding of device operation  Fundamental analytic models  Manual Models  Spice.
ECE2030 Introduction to Computer Engineering Lecture 3: Switches and CMOS Prof. Hsien-Hsin Sean Lee School of Electrical and Computer Engineering Georgia.
CSET 4650 Field Programmable Logic Devices
Digital Integrated Circuits© Prentice Hall 1995 Introduction The Devices.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 12: September 24, 2014 MOS Transistor.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 19: October 16, 2013 Energy and Power.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 10: September 28, 2011 MOS Transistor.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 19: October 15, 2014 Energy and Power.
Qualitative Discussion of MOS Transistors. Big Picture ES230 – Diodes – BJT – Op-Amps ES330 – Applications of Op-Amps – CMOS Analog applications Digital.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 1: September 5, 2012 Introduction and.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 18: October 13, 2014 Energy and Power.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 3: September 3, 2014 Gates from Transistors.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 8: September 24, 2010 MOS Model.
Field Effect Transistor. What is FET FET is abbreviation of Field Effect Transistor. This is a transistor in which current is controlled by voltage only.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 2: August 30, 2013 Transistor Introduction.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 1: September 8, 2010 Introduction and.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 9: September 17, 2014 MOS Model.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 35: December 5, 2012 Transmission Lines.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 7: September 22, 2010 Delay and RC Response.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 1: September 7, 2011 Introduction and.
IEEE’s Hands on Practical Electronics (HOPE) Lesson 8: Transistors.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 26: October 31, 2014 Synchronous Circuits.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 18: October 14, 2013 Energy and Power.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 8: September 15, 2014 Delay and RC Response.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 1: August 27, 2014 Introduction and Overview.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 33: November 20, 2013 Crosstalk.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 17: October 19, 2011 Energy and Power.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 2: August 29, 2014 Transistor Introduction.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 3: September 12, 2011 Transistor Introduction.
Day 16: October 6, 2014 Inverter Performance
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 22: October 31, 2011 Pass Transistor Logic.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 10: September 19, 2014 MOS Transistor.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 6: September 10, 2014 Restoration.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 12: September 25, 2013 MOS Transistors.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 9: September 26, 2011 MOS Model.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 6: September 19, 2011 Restoration.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 23: October 24, 2014 Pass Transistor Logic:
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 11: September 22, 2014 MOS Transistor.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 4: September 14, 2011 Gates from Transistors.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 4: September 12, 2012 Transistor Introduction.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 24: November 5, 2012 Synchronous Circuits.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 20: October 25, 2010 Pass Transistors.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 10: September 20, 2013 MOS Transistor.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 5: September 8, 2014 Transistor Introduction.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 8: September 21, 2012 Delay and RC Response.
Day 3: September 10, 2012 Gates from Transistors
Day 9: September 27, 2010 MOS Transistor Basics
Day 18: October 17, 2012 Energy and Power Optimization
Day 15: October 10, 2012 Inverter Performance
Day 18: October 21, 2011 Energy and Power Optimization
Day 15: October 14, 2011 Inverter Performance
IEEE’s Hands on Practical Electronics (HOPE)
Day 16: September 15, 2010 Energy and Power
Day 9: September 18, 2013 MOS Model
Day 16: October 7, 2013 Inverter Performance
Day 10: September 26, 2012 MOS Transistor Basics
Day 2: September 10, 2010 Transistor Introduction
Day 3: September 4, 2013 Gates from Transistors
Day 5: September 17, 2010 Restoration
Day 14: October 8, 2010 Performance
Day 8: September 23, 2011 Delay and RC Response
Presentation transcript:

Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 2: September 9, 2011 Transistor Introduction

Today MOSFET Capacitive and resistive loads Zero-th order transistor model –Good enough for [what?] Diagnostic Quiz (12:40pm) Penn ESE370 Fall DeHon 2

MOSFET Metal Oxide Semiconductor Field Effect Transistor –New device –Primary active component for the term –Three terminal device Voltage at gate controls conduction between two other terminals (source, drain) Penn ESE370 Fall DeHon 3

MOSFET I vs. Vgs, Vds Penn ESE370 Fall DeHon 4 I DS

MOSFET I vs. Vgs, Vds Will dig into understanding during term Today: simple ways to reason about gross behavior –Static/DC Penn ESE370 Fall DeHon 5

Preclass What voltage do the cases converge to? Penn ESE370 Fall DeHon 6

7

8

9

10

Conclude? DC/Steady-State –Ignore the capacitors Penn ESE370 Fall DeHon 11

Quasistatic Static – inputs (and circuit) unchanging, how does it settle? Dynamic – what happens when things change Quasi-Static – inputs transition, circuit responds, and settles –Dynamic transition to roughly static states Penn ESE370 Fall DeHon 12

Quasistatic Relevance? How relevant to a combinational digital circuit? How relevant to a clocked digital circuit? Penn ESE370 Fall DeHon 13

Zero-th Order MOSFET Ideal Switch Vgs > Vth  conducts Vgs < Vth  does not conduct Vth – threshold voltage Gate draws no current from input –Loads input capacitively Penn ESE370 Fall DeHon 14

Zero-th Order MOSFET Penn ESE370 Fall DeHon 15 I DS

N-Type, P-Type MOSFET N – negative carriers –electrons Switch turned on positive Vgs P – positive carriers –holes Switch turned on negative Vgs Penn ESE370 Fall DeHon 16 Vthp<0 Vgs<Vthp to to conduct

Symmetry Device is symmetric Doesn’t know source from drain Think of it as a resistor: –Also doesn’t know difference between two ends –Which way does current flow? N-type: –Electrons are carriers –Electrons charged? negative –Electrons flow from src  drain –From which voltage? Lowest voltage  highest –Drain is ? most positive terminal Penn ESE370 Fall DeHon 17

Symmetry Device is symmetric Doesn’t know source from drain Think of it as a resistor: –Which way does current flow? P-type: –Holes are carries –Holes charged how? positively –Holes flow from src  drain –From which voltage? Highest voltage  lowest –Drain is? most negative terminal Penn ESE370 Fall DeHon 18

Zero-th Order MOSFET Penn ESE370 Fall DeHon 19 I DS

Why zero-order useful? Penn ESE370 Fall DeHon 20

What happens when Vin=Vdd>Vthn Penn ESE370 Fall DeHon 21 Vthp=-Vthn

What happens when Vin=Vdd>Vth Penn ESE370 Fall DeHon 22 Vgs=Vdd > Vthn Vthp=-Vthn

What happens when Vin=Vdd>Vth Penn ESE370 Fall DeHon 23 Vgs=Vdd > Vth Vthp=-Vthn

What happens when Vin=Vdd>Vth Penn ESE370 Fall DeHon 24 Vgs=Vdd > Vth Vgs=0 > Vthp Vthp=-Vthn

What happens when Vin=Vdd>Vth Penn ESE370 Fall DeHon 25 Vgs=Vdd > Vthn Vgs=0 > Vthp Vthp=-Vthn

What happens when Vin=Vdd>Vth Penn ESE370 Fall DeHon 26 Vgs=Vdd > Vthn Vgs=0 > Vthp V2=Gnd Vthp=-Vthn

What happens when Vin=Vdd>Vth Penn ESE370 Fall DeHon 27 Vgs=Vdd > Vthn Vgs=0 > Vthp V2=Gnd Vgs=0 < Vthn Vthp=-Vthn

What happens when Vin=Vdd>Vth Penn ESE370 Fall DeHon 28 Vgs=Vdd > Vthn Vgs=0 > Vthp V2=Gnd Vgs=0 < Vthn Vthp=-Vthn

What happens when Vin=Vdd>Vth Penn ESE370 Fall DeHon 29 Vgs=Vdd > Vthn Vgs=0 > Vthp V2=Gnd Vgs=0 < Vthn Vgs=-Vdd < Vthp Vout=Vdd Vthp=-Vthn

What happens when Vin=0<Vth Penn ESE370 Fall DeHon 30 Work on board

What happens when Vin=0<Vth Penn ESE370 Fall DeHon 31 V2=Vdd Vout=0

What function? Buffer Vin=Vdd  Vout=Vdd Vin=0  Vout=0 Penn ESE370 Fall DeHon 32

Why Zeroth Order Useful? Allows us to reason (mostly) at logic level about steady-state functionality of typical gate circuits Make sure understand logical function (achieve logical function) before worrying about performance details Penn ESE370 Fall DeHon 33

Why adequate? Static analysis – can ignore capacitors Capacitive loads – resistances don’t matter Feed forward for gates – –don’t generally have loops –can work forward from known values Logic drive rail-to-rail –Don’t have to reason about intermediate voltage levels Penn ESE370 Fall DeHon 34

What not tell us? Delay Dynamics Behavior if not –Capacitively loaded –Acyclic (if there are Loops) –Rail-to-rail drive Penn ESE370 Fall DeHon 35

Admin Piazza  should have received mail from Paul Gurniak HW1 posted  due next Friday –…important to lab next Friday Penn ESE370 Fall DeHon 36

Big Ideas MOSFET Transistor as switch Purpose-driven simplified modeling –Aid reasoning –Sanity check –Simplify design Penn ESE370 Fall DeHon 37

Diagnostic Quiz Turnin Quiz and feedback before leaving (do not turnin preclass  keep that) Penn ESE370 Fall DeHon 38