Celltroy Technologies Cell Compiler “Ardon” Overview.

Slides:



Advertisements
Similar presentations
Inference without the Engine!. What is EZ-Xpert 3.0? EZ-Xpert is a Rapid Application Development (RAD) environment for creating fast and accurate rule-based.
Advertisements

Embedded Systems Design: A Unified Hardware/Software Introduction 1 Chapter 10: IC Technology.
FPGA (Field Programmable Gate Array)
SOC Design: From System to Transistor
Tutorial on Subwavelength Lithography DAC 99
Waiving Known DRC Violations from Layout IP
1 Cleared for Open Publication July 30, S-2144 P148/MAPLD 2004 Rea MAPLD 148:"Is Scaling the Correct Approach for Radiation Hardened Conversions.
Commercial-Foundry Flexible Mixed Signal ASIC Design Center ACME SSED Foundry-Portable, Mixed-Signal ASIC Design Center A pplication of C ommercially M.
Ch.3 Overview of Standard Cell Design
Integrated Circuits Laboratory Faculty of Engineering Digital Design Flow Using Mentor Graphics Tools Presented by: Sameh Assem Ibrahim 16-October-2003.
1 Numerical ElectroMagnetics & Semiconductor Industrial Applications Ke-Ying Su Ph.D. National Central University Department of Mathematics 01. Introduction.
Copyright 2009 FUJITSU TECHNOLOGY SOLUTIONS PRIMERGY Servers and Windows Server® 2008 R2 Benefit from an efficient, high performance and flexible platform.
MICROELETTRONICA Design methodologies Lection 8. Design methodologies (general) Three domains –Behavior –Structural –physic Three levels inside –Architectural.
ENGIN112 L38: Programmable Logic December 5, 2003 ENGIN 112 Intro to Electrical and Computer Engineering Lecture 38 Programmable Logic.
Institute of Digital and Computer Systems 1 Fabio Garzia / Finding Peak Performance in a Process23/06/2015 Chapter 5 Finding Peak Performance in a Process.
S. Reda EN160 SP’08 Design and Implementation of VLSI Systems (EN1600) lecture06 Prof. Sherief Reda Division of Engineering, Brown University Spring 2008.
An Introduction to Synopsys Design Automation Jeremy Lee November 7, 2007.
UCB November 8, 2001 Krishna V Palem Proceler Inc. Customization Using Variable Instruction Sets Krishna V Palem CTO Proceler Inc.
CS 151 Digital Systems Design Lecture 38 Programmable Logic.
From Concept to Silicon How an idea becomes a part of a new chip at ATI Richard Huddy ATI Research.
Introducing Dream Report Win Worrall Applications and Development Engineer.
Design Tools, Flows and Library Aspects during the FE-I4 Implementation on Silicon Vladimir Zivkovic National Institute for Subatomic Physics Amsterdam,
EDA TOOLS. Why EDA? Imagine a Intel based micro processor having 1.5 million transistors. Would it be feasible to design such a complex system with help.
Impromptu Data Extraction and Analysis Data Mining and Analytics Framework for VLSI Designs Sandeep P
Hitendra Divecha Sr. Product Marketing Manager SSV Summit November 21 st, 2013 QRC Extraction.
Portable and Predictable Performance on Heterogeneous Embedded Manycores (ARTEMIS ) ARTEMIS Project Review 28 nd October 2014 Multimedia Demonstrator.
Easy-to-Use CFD for Electronics Design. Introduction A CFD thermal simulation tool specifically designed for the electronics industry Future Facilities.
Are classical design flows suitable below 0.18  ? ISPD 2001 NEC Electronics Inc. WR0999.ppt-1 Wolfgang Roethig Senior Engineering Manager EDA R&D Group.
CAD for Physical Design of VLSI Circuits
Open Discussion of Design Flow Today’s task: Design an ASIC that will drive a TV cell phone Exercise objective: Importance of codesign.
Foundation Express The HDL Value Leader. Xilinx Foundation Express The HDL Value Leader  Complete HDL Development Environment Best in Class EDA Tools.
Design Verification An Overview. Powerful HDL Verification Solutions for the Industry’s Highest Density Devices  What is driving the FPGA Verification.
VLSI & ECAD LAB Introduction.
Xilinx Programmable Logic Design Solutions Version 2.1i Designing the Industry’s First 2 Million Gate FPGA Drop-In 64 Bit / 66 MHz PCI Design.
CSE 494: Electronic Design Automation Lecture 2 VLSI Design, Physical Design Automation, Design Styles.
COE 405 Design and Modeling of Digital Systems
IEEE ICECS 2010 SysPy: Using Python for processor-centric SoC design Evangelos Logaras Elias S. Manolakos {evlog, Department of Informatics.
Chonnam national university VLSI Lab 8.4 Block Integration for Hard Macros The process of integrating the subblocks into the macro.
ESL and High-level Design: Who Cares? Anmol Mathur CTO and co-founder, Calypto Design Systems.
© 2012 xtUML.org Bill Chown – Mentor Graphics Model Driven Engineering.
Accelicon Confidential 1 Accelicon Overview MOS-AK April 4, 2008 Tim K Smith Accelicon Technologies.
Developing software and hardware in parallel Vladimir Rubanov ISP RAS.
Copyright © The McGraw-Hill Companies, Inc. Permission required for reproduction or display. PowerPoint to accompany Krar Gill Smid Technology of Machine.
Modern VLSI Design 4e: Chapter 3 Copyright  2008 Wayne Wolf Topics n Pseudo-nMOS gates. n DCVS logic. n Domino gates. n Design-for-yield. n Gates as IP.
1. CAD Challenges for Leading-Edge Multimedia Designs Ira Chayut, Verification Architect (opinions are my own and do not necessarily represent the opinion.
NUMERICAL TECHNOLOGIES, INC. Assessing Technology tradeoffs for 65nm logic circuits D Pramanik, M Cote, K Beaudette Numerical Technologies Inc Valery Axelrad.
1 CS612 Algorithms for Electronic Design Automation CS 612 – Lecture 1 Course Overview Mustafa Ozdal Computer Engineering Department, Bilkent University.
Dec 1, 2003 Slide 1 Copyright, © Zenasis Technologies, Inc. Flex-Cell Optimization A Paradigm Shift in High-Performance Cell-Based Design A.
DEVICES AND DESIGN : ASIC. DEFINITION Any IC other than a general purpose IC which contains the functionality of thousands of gates is usually called.
ARM Assembly Language Programming by Mazidi et al
Company small business cloud solution Client UNIVERSITY OF BEDFORDSHIRE.
Update on the Design Implementation Methodology for the 130nm process Microelecronics User Group meeting TWEPP 2010 – Aachen Sandro Bonacini CERN PH/ESE.
VISION INNOVATIVE SYSTEMS, #26, 4 th Cross, 1 st Main, Ittamadu, BSK 3 rd Stage (Near SAI Motors on Kathriguppe 100ft Ring road), Bangalore – ,
1 Circuitscape Capstone Presentation Team Circuitscape Katie Rankin Mike Schulte Carl Reniker Sean Collins.
Real-Time System-On-A-Chip Emulation.  Introduction  Describing SOC Designs  System-Level Design Flow  SOC Implemantation Paths-Emulation and.
Global Big Data Infrastructure Market WEBSITE Single User License: US$ 2500 No of Pages: 51 Corporate User License:
Global Multi-factor Authentication Market WEBSITE Single User License: US$ 2500 No of Pages: 51 Corporate User License:
Arnold Ginetti, Taranjit Kukal, Steve Durrill, Balvinder Singh, Madhur Sharma April 2016 Cross/Multi Fabric Design Environment Virtuoso  Allegro.
Global Back Office System Integration Market WEBSITE Single User License: US$ 2500 No of Pages: 61 Corporate User License:
L25 - PlantPAx Process Application Development Lab I
11/14/2018 Changing Paradigms - Fast-Turn RF and Mixed-Signal IP IEEE Annual EDP-2001 Workshop session on Analog/MS Design Flows James Spoto Enablix.
EE141 Design Styles and Methodologies
Chapter 10: IC Technology
A High Performance SoC: PkunityTM
ECE 699: Lecture 3 ZYNQ Design Flow.
Chapter 10: IC Technology
HIGH LEVEL SYNTHESIS.
Design Service Heung-Joon Park Director Design Support.
Chapter 10: IC Technology
Presentation transcript:

Celltroy Technologies Cell Compiler “Ardon” Overview

Problems in Standard Cell Libraries and UDSM  For UDSM technologies OPC and PSM create very complex context based design rules.  Cost of library development and design changes doubled in last 2 years.  Industry waste 10 bln $ on yield and hand-work changes (Design Yield Cost Model, ЕЕ Times 2005) 2

Problems in 65 nm and lower  Complex context based design rules made hand work very expensive.  Library variation: need several versions of the same cell based on usage context.  Design rule change imply cell redesign.  Need specialized automation tool for library designers. 3

4 Solution Netlist Design/Optimization Layout creation Parasitic Extraction Physical Verification Characterization View Generation QA Cosmos SE HSPICE Circuit Explorer Cadabra Star RCXT Hercules NanoChar HSPICE Virtuoso/Cosmos “Ardon”

5 Project Goals  Automation of activities related to standard cell library  Optimization  Leakage power  Yield improvement  Generation  Gridless and adaptive routing  Template based fast generation  Migration

6 Underlying technology  Multicriterion, multiparameter cell optimization (solution of dynamic programming problem)  Integrated simulation, LVS, DRC, RC Extraction, characterization,  Statistically optimized transistor placement  1.5D Compaction with DRC  Tool can be embedded in to existing flows  Tool can connect 3 rd party tools via plugin model

Competitors – Synopsys Cadabra  The main competitor with solid client base  Strengths  Automatic creation flow.  Semi-automatic migration flow  Weaknesses  Standalone tool provided as service. Need Circuit-Explorer, HSPICE, Hercules and Star-RCXT which makes him ~$1M tool.  Clients  Agere, Cypress, Delco, IBM, MIPS, National, Qualcomm, Vitesse, TI, Intel, Micron, HP, Rockwell, Cisco, ST, Analog Devices, Matushita, Toshiba, Sony, Sharp, Fujitsu, Renesas, TSMC, HuaJie, UMC, Hynix  Opportunities  Providing compatibility with the existing Cadabra projects format can push to try Ardon. 7

Competitor – Compactors  Compaction tools provide only the ability to migrate libraries  Sagantec (Dream and Hurricane)  Market leader in layout compaction  Virtuoso Layout Migrate  Former Q Design Automation (Q-Trek)  Strengths  Ability to migrate large designs up block/chip level  Weaknesses  Lower quality of layout due to of fast, generalized algorithms designed to shrink larger designs.  Limited to linear scaling, does not handle architecture changes.  If compaction does not meet design objectives, the fall-back is manual layout.  Opportunities  Customers who have libraries that require architectural changes.  Customers that have to create/recreate significant number of new cells.  Customers who require high quality of results 8

Competitor – 3 rd Party Libraries  3 rd party libraries obviate the need for a potential customer to develop a library in-house.  ARM (Artisan)  SAGE, SAGE-X, SAGE-HS, Metro. Can be purchased under per chip-royalties.  Virage  ASAP, ASAP metal programmable libraries  TSMC, Virtual Silicon  Strengths  Can eliminate upfront costs under a per-chip licensing model  Off-the-shelf availability  Weaknesses  “Free library” is more expensive in long run  Libraries are general purpose, not optimized for functions and drive strengths.  Library vendors can add custom cells, but it is expensive, lose control of IP.  Reduces ability to differentiate.  Opportunities  Customers can quickly create libraries that optimized for specific conditions (power, performance, speed, area, yield). Thus synthesis tools can produce better results if there is a richer library available. 9

Team  Moscow  4 Software engineers, 2 hardware engineers  Yerevan  5 Software engineers, 3 hardware engineers  Patent is being filed, 2 more expected.  Key members has 10 years of experience with EDA and software management. 10

Milestones  Leakage power optimization for UDSM technologies (DONE)  Yield optimization (28 Dec 2007)  Multicriterion optimization and visualization (28 Dec 2007)  Automatic generation (template based) (1 May 2008)  Handling whole library (DAC’2008)  Create 400 cell library with different drive-strengths (at least 200 need to have hand-made quality)  Support characterization  Do automatic datasheet generation  Support all-views  Need to be all-in-one. One tool covering all flow. 11