1 A Cost-Efficient High-Speed 12- bit Pipeline ADC in 0.18-m Digital CMOS Terje Nortvedt Andersen, Bj ø rnar Hernes, Member, IEEE, Atle Briskemyr, Frode.

Slides:

Advertisements

Similar presentations

1 A Low Power CMOS Low Noise Amplifier for Ultra-wideband Wireless Applications 指導教授 : 林志明學生 : 黃世一

Advertisements

Design and Implementation a 8 bits Pipeline Analog to Digital Converter in The Technology 0.6 μm CMOS Process Eri Prasetyo.

NSoC 3DG Paper & Progress Report

1 A New Successive Approximation Architecture for Low-Power Low-Cost A/D Converter IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL.38, NO.1, JANUARY 2003 Chi-sheng.

CMOS VLSIAnalog DesignSlide 1 CMOS VLSI Analog Design.

A Wideband Low Power VCO for IEEE a

A CMOS Low Power Current-Mode Polyphase Filter By Hussain Alzaher & Noman Tasadduq King Fahd University of Petroleum & Minerals KFUPM, Department of Electrical.

High-speed Current- based Comparators ECE 1352 Presentation By: Duy Nguyen.

A Low-Power 4-b 2.5 Gsample/s Pipelined Flash Analog-to-Digital Converter Using Differential Comparator and DCVSPG Encoder Shailesh Radhakrishnan, Mingzhen.

An Ultra-Wideband CMOS Low Noise Amplifier for 3–5-GHz UWB System

Rail-to-rail low-power high-slew-rate CMOS analogue buffer

RF CMOS LC-Oscillator With Source Damping Resistors 指導教授 : 林志明學生 : 劉彥均 Seok-Ju Yun, Chong-Yul Cha, Hyoung-Chul Choi, and Sang-Gug Lee IEEE MICROWAVE AND.

A Dynamic GHz-Band Switching Technique for RF CMOS VCO

1 Wideband LNA for a Multistandard Wireless Receiver in 0.18μm CMOS 指導教授 : 林志明學生 : 黃世一

A 0.35μm CMOS Comparator Circuit For High-Speed ADC Applications Samad Sheikhaei, Shahriar Mirabbasi, and Andre Ivanov Department of Electrical and Computer.

A 10 bit,100 MHz CMOS Analog- to-Digital Converter.

1 A 0.6V ULTRA LOW VOLTAGE OPERATIONAL AMPLIFIER 指導教授：林志明所長指導學生：賴信吉：彰師大積體電路設計研究所.

An Ultra-Low-Power Temperature Compensated Voltage Reference Generator Giuseppe De Vita, Giuseppe Iannaccone Custom Integrated Circuits Conference, 2005.

An Ultra-Wideband CMOS VCO with 3~5GHz Tuning Range 指導教授 : 林志明教授學生 : 劉彥均 RFIT IEEE International Workshop on Radio-Frequency Integration Technology,

A Wideband CMOS Current-Mode Operational Amplifier and Its Use for Band-Pass Filter Realization Mustafa Altun *, Hakan Kuntman * * Istanbul Technical University,

1 A Low-Voltage Folded- Switching Mixer in 0.18-um CMOS Vojkan Vidojkovic, Johan van der Tang, Member, IEEE, Arjan Leeuwenburgh, andArthur H. M. van Roermund,

1 CMOS Temperature Sensor with Ring Oscillator for Mobile DRAM Self-refresh Control IEEE International Symposium on Circuits and Systems, Chan-Kyung.

1 姓名 : 李國彰指導教授 : 林志明老師 A 1v 2.4GHz CMOS POWER AMPLIFIER WITH INTEGRATED DIODE LINEARIZER ( The 2004 IEEE Asia-Pacific Conference on Circuits and Systems,

Design of a GHz Low-Voltage, Low-Power CMOS Low-Noise Amplifier for Ultra-wideband Receivers Microwave Conference Proceedings, APMC 2005.

A 12-bit, 300 MS CMOS DAC for high-speed system applications

FE8113 ”High Speed Data Converters”. Part 2: Digital background calibration.

3V CMOS Rail to Rail Op-Amp

Guohe Yin, U-Fat Chio, He-Gong Wei, Sai-Weng Sin,

A. Matsuzawa, Tokyo Tech. 1 Nano-scale CMOS and Low Voltage Analog to Digital Converter Design Challenges Akira Matsuzawa Tokyo Institute of.

1 Power Amplifier With Low Average Current and Compact Output Matching Network 指導老師 : 林志明學生 : 黃政德系級 : 積體所研一 IEEE MICROWAVE AND WIRELESS COMPONENTS LETTERS,

A CMOS VCO with 2GHz tuning range for wideband applications Speaker ： Shih-Yi Huang.

Improvement of Accuracy in Pipelined ADC by methods of Calibration Techniques Presented by : Daniel Chung Course : ECE1352F Professor : Khoman Phang.

Design of a 10 Bit TSMC 0.25μm CMOS Digital to Analog Converter Proceedings of the Sixth International Symposium on Quality Electronic Design IEEE, 2005.

CSE 598A Project Proposal James Yockey

1 A Low Spur Fractional-N Frequency Synthesizer Architecture 指導教授 : 林志明教授學生 : 黃世一 Circuits and Systems, ISCAS IEEE International Symposium.

A 1 Volt CMOS Pseudo Differential Amplifier Apirak Suadet and Varakorn Kasemsuwan Department of Electronics, Faculty of Engineering, King Mongkut's Institute.

FE8113 ”High Speed Data Converters”. Part 3: High-Speed ADCs.

A 90nm CMOS Low Noise Amplifier Using Noise Neutralizing for GHz UWB System 指導教授：林志明教授級別：碩二學生：張家瑋 Chao-Shiun Wang; Chorng-Kuang Wang; Solid-State.

1 A CMOS 5-GHz Micro-Power LNA 指導教授 : 林志明教授學生 : 黃世一 Hsieh-Hung Hsieh and Liang-Hung Lu Department of Electrical Engineering and Graduate Institute of.

A Single Capacitor Bootstrapped Power Efficient CMOS Driver José C. García, Juan A. Montiel–Nelson Institute for Applied Microelectronics, Department of.

A 14-b 100-MS/s Pipelined ADC With a Merged SHA and First MDAC Byung-Geun Lee, Member, IEEE, Byung-Moo Min, Senior Member, IEEE, Gabriele Manganaro, Senior.

FE8113 ”High Speed Data Converters”. Part 2: Digital background calibration.

DESIGN OF LOW POWER CURRENT-MODE FLASH ADC

A 1-V 2.4-GHz Low-Power Fractional-N Frequency Synthesizer with Sigma-Delta Modulator Controller 指導教授 : 林志明教授學生 : 黃世一 Shuenn-Yuh Lee; Chung-Han Cheng;

1 Successive Approximation Analog-to- Digital Conversion at Video Rates 指導教授：汪輝明學生：陳柏宏.

Design of Low-Power Analog Drivers Based on Slew-Rate Enhancement Circuits for CMOS Low-Dropout Regulators IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS—II:

A Low-Voltage CMOS Rail-to-Rail Operational Amplifier Using Double P-Channel Differential Input Pairs 指導教授：林志明老師研究生：賴信吉 MAIL ：

1 Ultra-broadband 20.5 – 31 GHz monolithically-integrated CMOS power amplifier 指導教授 : 林志明教授學生 : 劉彥均 A. Vasylyev, P. Weger and W. Simbu¨rger, ELECTRONICS.

A Tail Current-Shaping Technique to Reduce Phase Noise in LC VCOs 指導教授 : 林志明教授學生 : 劉彥均 IEEE 2005CUSTOM INTEGRATED CIRCUITS CONFERENCE Babak Soltanian.

An Ultra-Low-Power, Temperature Compensated Voltage Reference Generator 指導教授 : 林志明教授學生 : 劉彥均 IEEE 2005 CUSTOM INTEGRATED CIRCUITS CONFERENCE.

Adviser : Hwi-Ming Wang Student : Wei-Guo Zhang Date : 2009/7/14

New Power Saving Design Method for CMOS Flash ADC Institute of Computer, Communication and Control, Circuits and Systems, July 2004 IEEE 班級：積體碩一姓名：黃順和.

A HIGH-SPEED LOW-POWER RAIL-TO-RAIL BUFFER AMPLIFIER FOR LCD APPLICATION C-W Lu; Xiao, P.H.; Electrical and Computer Engineering, Canadian Conference on.

1 A 69-mW 10-bit 80-MSample/s Pipelined CMOS ADC 班級 : 積體所碩一學生 : 林義傑 IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 38, NO. 12, DECEMBER 2003.

A 10b Ternary SAR (TSAR) ADC with Decision Time Quantization Based Redundancy Jon Guerber, Manideep Gande, Hariprasath Venkatram, Allen Waters, Un-Ku Moon.

學生 : 李國彰指導教授 : 賴永齡老師 A 1.5V 2.4GHz CMOS Mixer with high linearity ( The 2004 IEEE Asia-Pacific Conference on Circuits and Systems, December 6-9, 2004.

指導老師:林志明學生:黃政德系級:積體所研一

1 An Intelligent Power Amplifier MMIC Using a New Adaptive Bias Control Circuit for W-CDMA Applications 指導教授 : 林志明系級 : 積體所研一姓名 : 黃政德 IEEE JOURNAL OF.

1 A NEW 12-bits 40 MS/s, LOW-POWER, LOW-AREA PELINE ADC FOR VIDEO ANALOG FRONT ENDS 班級 : 積體所碩一學生 : 林義傑 RCIM, Dept. of Electrical and Computer Engineering.

A 2.4-GHz 0.18-um CMOS Self-Biased Cascode Power Amplifier

Pipelined ADC We propose two variants: low power and reliability optimized A. Gumenyuk, V. Shunkov, Y. Bocharov, A. Simakov.

Low Power, High-Throughput AD Converters

Bandgap Reference Voltage SVTH:Đặng Thanh Tiền. Bandgap Reference Voltage  Abstract  Introduction  Circuit of the BGR  Simulation  Conclusion  References.

Low Power, High-Throughput AD Converters

Outline Abstract Introduction Bluetooth receiver architecture

Wei-chih A Low-Voltage Low-Power Sigma-Delta Modulator for Broadband Analog-to-Digital Conversion IEEE Journal Of Solid-state Circuits, Vol. 40, No. 9,

CMOS Analog Design Using All-Region MOSFET Modeling

Low Power, High-Throughput AD Converters

R&D activity dedicated to the VFE of the Si-W Ecal

6-bit 500 MHz flash A/D converter with new design techniques

Presentation transcript:

1 A Cost-Efficient High-Speed 12- bit Pipeline ADC in 0.18-m Digital CMOS Terje Nortvedt Andersen, Bj ø rnar Hernes, Member, IEEE, Atle Briskemyr, Frode Telst ø, Johnny Bj ø rnsen, Member, IEEE, Thomas E. Bonnerud, and Ø ystein Moldsvor 指導教授 : 林志明教授學生：劉彥均

2 OUtline Introduction Pipeline Architecture Stage Architecture SC Current Bias Generator Mesurement Results Conclusion References

3 Introduction lower dynamic power consumption, and smaller area, system on chip(SoC) 12-bit pipeline ADC, 1.8V, m pure digital CMOS technology.

4 Pipeline Architecture Pipeline architecture.

5 Stage Architecture Pipeline stage

6 Stage Architecture Bulk-switching of the pMOS device in the transmission gates and

7 Stage Architecture When 1.5-bit stages are used, the stage output voltage is given by:

8 Stage Architecture Principal scheme of ADSC and decoder and switching block (DSB ).

9 Stage Architecture Stage opamp. The values of bias currents and compensations capacitors are given for the first stage in the pipeline chain.

10 SC Current Bias Generator Modeling a resistance using (a) the SC circuit, and (b) the SC bias current generator.

11 SC Current Bias Generator The value of the equivalent resistor is given by: The value of the bias currents are given by

12 Mesurement Results Power dissipation versus conversion rate. The input frequency and signal swing is 10 MHz and 2V, respectively.

13 Mesurement Results

14 Mesurement Results Die photograph.

15 Conclusion Low area and low and scalable power dissipation results

16 References [1] B. Hernes, A. Briskemyr, T. N. Andersen, F. Telstø, T. E. Bonnerud, and Ø. Moldsvor, “A 1.2 V 220 MS/s 10 b pipeline ADC implemented in 0.13 m digital CMOS,” in IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers, 2004, pp. 256–257. [2] T. B. Cho and P. R. Gray, “A 10 b, 20 Msample/s, 35 mW pipeline A/D converter,” IEEE J. Solid-State Circuits, vol. 30, no. 3, pp. 166–172, Mar [3] W. C. Song, H.-W. Choi, S. U. Kwak, and B. S. Song, “A 10-b 20-Msample/s low-power CMOS ADC,” IEEE J. Solid-State Circuits,vol. 30, no. 5, pp. 514–521, May 1995 [4]M. Gustavsson, J. J.Wikner, and N. N. Tan, CMOS Data Converters for Communications. Boston, MA: Kluwer, [5] K. R. Laker and W. Sansen, Design of Analog Integrated Circuits and Systems. New York: McGraw-Hill, [6] D. Kelly, W. Yang, I. Mehr, M. Sayuk, and L. Singer, “A 3 V 340 mW 14 b 75MSPS CMOS ADC with 85 dB SFDR at Nyquist,” in IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers, 2001, p. 134.