SPS Timing. Outline Timing table Modes of operation Mode switch mechanism External events Creating a timing table Timing event cleaning.

Slides:



Advertisements
Similar presentations
1/1/ / faculty of Electrical Engineering eindhoven university of technology Memory Management and Protection Part 3:Virtual memory, mode switching,
Advertisements

Memory Protection: Kernel and User Address Spaces  Background  Address binding  How memory protection is achieved.
01/11/2002SNS Software Final Design Review1 V123S Event Link Encoder, Transmission System and PLL Receiver Thomas M. Kerner (BNL) SNS Global Controls.
Computer System Organization Computer-system operation – One or more CPUs, device controllers connect through common bus providing access to shared memory.
CWG10 Control, Configuration and Monitoring Status and plans for Control, Configuration and Monitoring 16 December 2014 ALICE O 2 Asian Workshop
March 24-28, 2003Computing for High-Energy Physics Configuration Database for BaBar On-line Rainer Bartoldus, Gregory Dubois-Felsmann, Yury Kolomensky,
Automating Bespoke Attack Ruei-Jiun Chapter 13. Outline Uses of bespoke automation ◦ Enumerating identifiers ◦ Harvesting data ◦ Web application fuzzing.
DESIGNING A PUBLIC KEY INFRASTRUCTURE
Traffic Management - OpenFlow Switch on the NetFPGA platform Chun-Jen Chung( ) Sriram Gopinath( )
CS 333 Introduction to Operating Systems Class 11 – Virtual Memory (1)
INPUT/OUTPUT ORGANIZATION INTERRUPTS CS147 Summer 2001 Professor: Sin-Min Lee Presented by: Jing Chen.
Backup and Recovery Part 1.
The TIMING System … …as used in the PS accelerators.
NetSim ZigBee Simulation Code Walkthrough in 10 steps
How Java Programs Work MIS 3023 Business Programming Concepts II The University of Tulsa Professor: Akhilesh Bajaj All slides in this presentation ©Akhilesh.
8254 Counter/Timer Counter Each of the three counter has 3 pins associated CLK: input clock frequency- 8 MHz OUT GATE: Enable (high) or disable.
Computer Architecture and Operating Systems CS 3230: Operating System Section Lecture OS-7 Memory Management (1) Department of Computer Science and Software.
1-1 Embedded Network Interface (ENI) API Concepts Shared RAM vs. FIFO modes ENI API’s.
Gauge Operation and Software by Scott A. Ager. Computer Recommendations 750 MHz Pentium III 64 Meg SRAM 40 Gig Hard Drive 1024 x 768 graphics CD Writer.
Distribution of machine parameters over GMT in the PS, SPS and future machines J. Serrano, AB-CO-HT TC 6 December 2006.
SPS Beam Loss System The SPS Beam-Loss System Hardware: Gianfranco Ferioli Software: Lars K. Jensen CERN SL/BI SL/OP Linkman: Antoine Ferrari.
Timing upgrades after LS1 Jean-Claude BAU BE-CO-HT1.
Design and operation of existing ZS B.Balhan, J.Borburgh, B.Pinget B.BalhanDesign and operation of existing ZS SPS ZS Electrostatic Septum Upgrade Review.
LHCOP / SPS Cycling for LHC1 SPS cycling for LHC injection J. Wenninger AB/OP Introduction to the timing system. Timing and settings constraints.
B. Todd et al. 25 th August 2009 Observations Since v1.
Lecture 11 Page 1 CS 111 Online Memory Management: Paging and Virtual Memory CS 111 On-Line MS Program Operating Systems Peter Reiher.
23/08/20081 RBI.816 Operation First aid on RBI.816 converter control J. Wenninger.
SPS RESTARTING AFTER LS1 05/03/2015 Stéphane Cettour Cavé.
The Virtual Accelerator Allocator Status PR a-CTM, December 8 th, 2010 Cesar Torcato de Matos 1 R. Gutleber.
1 Memory Management Chapter 7. 2 Memory Management Subdividing memory to accommodate multiple processes Memory needs to be allocated to ensure a reasonable.
Sessions in PHP – Page 1 of 13CSCI 2910 – Client/Server-Side Programming CSCI 2910 Client/Server-Side Programming Topic: Sessions in PHP Reading: Williams.
Institute of Technology Sligo - Dept of Computing Sem 2 Chapter 12 Routing Protocols.
November 15 Timing is Everything A software approach for a generalized profilometer Dr. John B. Ferris Stephen Chappell Cameron Rainey.
Features of the new Alibava firmware: 1. Universal for laboratory use (readout of stand-alone detector via USB interface) and for the telescope readout.
Challenges of Dual Harmonic RF Systems ISIS Synchrotron Group John Thomason.
1 Interlock logic for LHC injection: intensity limitations Jörg Wenninger AB-OP-SPS Outcome of the join Machine-Experiments Workshop on Machine Protection.
Timing Requirements for Spallation Neutron Sources Timing system clock synchronized to the storage ring’s revolution frequency. –LANSCE: MHz.
FGC Upgrades in the SPS V. Kain, S. Cettour Cave, S. Page, J.C. Bau, OP/SPS April
1 LTC Timing AB/CO/HT Central timing hardware layout Telegrams and events Postmortem, XPOC LHC Central Timing API Fill the LHC Use Case Julian Lewis.
LANSCE Master Pattern Generator Eric Björklund LANSCE-8 Controls Software (LA-UR )
LHC Progress Friday 30 th October 2015 Coordination Week 44: Massimo Giovannozzi, Wolfgang Hofle, Jorg Wenninger.
REDNet - Status overview Rok Stefanic Ziga Kroflic
NA61 11 October 2010Light Ion for NA61/ S. Maury1 Light Ion in SPS Foreseen to have primary Ar beam physics in 2012 Nothing runs in 2012 NA61 duty cycle.
Scrubbing Run: TDI, MKI and MKE interlocks Chiara Bracco, Jan Uythoven ABT/BTP Acknowledgments: T. Baer, M. Barnes, E. Carlier.
CERN, 18 december 2003Coincidence Matrix ASIC PRR Coincidence ASIC modifications E.Petrolo, R.Vari, S.Veneziano INFN-Rome.
Lecture 4 Mechanisms & Kernel for NOSs. Mechanisms for Network Operating Systems  Network operating systems provide three basic mechanisms that support.
Overview of the main events related to TS equipment during 2007 Definition Number and category of the events Events and measures taken for each machine.
LHC Injection Sequencing MD 16/23/2009 Injection sequencing / BCM R, Giachino, B. Goddard, (D. Jacquet), V. Kain, M. Meddahi, J. Wenninger.
CERN Timing Overview CERN timing overview and our future plans with White Rabbit Jean-Claude BAU – CERN – 22 March
1 Events for the SPS Legacy & Common Implications.
22/09/05CO Review: FESA IssuesJJ Gras [AB-BDI-SW] 1/18 AB-CO Review FESA  The Functionality  The Tools  The Documentation  The Support  Maintenance.
18, 19, 20 February 2002 Power Converters for magnets (PBS 1.2.3) R. GENAND SL/PO 1 Power Converters for Magnets –Introduction –Specification Magnet characteristics.
CO Timing Review: The OP Requirements R. Steerenberg on behalf of AB/OP Prepared with the help of: M. Albert, R. Alemany-Fernandez, T. Eriksson, G. Metral,
The NA62RunControl: Status update Nicolas Lurkin School of Physics and Astronomy, University of Birmingham NA62 TDAQ Meeting – CERN, 10/06/2015.
1 Quality Assurance Working Group Membership and functioning described in the document LHC-PM-QA "Quality Assurance Policy and Project Organization”.
Software and TDAQ Peter Lichard, Vito Palladino NA62 Collaboration Meeting, Sept Ferrara.
Sem 2 v2 Chapter 12: Routing. Routers can be configured to use one or more IP routing protocols. Two of these IP routing protocols are RIP and IGRP. After.
Modularization of Geant4 Dynamic loading of modules Configurable build using CMake Pere Mato Witek Pokorski
SPS availability K. Cornelis Acknowledgments : A. Rey and J. Fleuret.
Agenda for Today  DATABASE Definition What is DBMS? Types Of Database Most Popular Primary Database  SQL Definition What is SQL Server? Versions Of SQL.
AWAKE p+ beam line HWC C. Bracco, J. Schmidt Acknowledgment: MCS, EPC, MPE, SPS-OP, BI, ABP (survey),STI, EA, ACE, RP.
DCS, DOMs and interplay with Run Control
Outline Paging Swapping and demand paging Virtual memory.
System Programming and administration
ATLAS-AFP interlock validation
Page Replacement.
Remote setting of LHC BLM thresholds?
Operating Systems Lecture 2.
How to control the local beam density
Presentation transcript:

SPS Timing

Outline Timing table Modes of operation Mode switch mechanism External events Creating a timing table Timing event cleaning

Timing tables Set of events needed for a given supercycle Event header:event name:cycle name:occurrence:absolute timing:nibble code #corresponding event code

Timing tables The timing table is loaded in the MTG which translate it into basic commands : WAITA, JUMPA, INIT,SEND…

Modes of operation (1) SPS modes of operation SPS –Pulsed : 8000 –Full economy : 1000 –Partial economy : 400 –Prepare/ recover coast: 400 and 1000 –Coast : 200 and 800 –Shut down : 2000 –Pulse start/stop : 4000 The same code is used for “economy” mode and “prepare/recover coast” mode. A same timing table covers either the economy mode or the coast mode.

Modes of operation (2) The nibble code, defined in the timing table for each event, is the hexadecimal sum of the mode’s code in which the event has to be distributed. This nibble codes are used by the MTG to create, from the timing table, 7 sub-tables with the needed events for each mode of operation. A particular kind of events, the markers, are used as switches from one sub-table to an other.

Mode switch mechanism : pulsed mode

Mode switch mechanism : full economy mode Switch to economy modes : –Each beginning of supercycle, MTG reads intensity : if lower than a defined threshold, the MTG switch to the full economy table if the MD request is desable. The marker 1802 is disable.

Mode switch mechanism : partial economy mode Switch to economy modes : –Each beginning of supercycle, MTG reads intensity : if lower than a defined threshold, the MTG switch to the partial economy mode if the MD request is enable. The marker 1802 is disable.

Operator can force the economy or pulsed mode with the MTG control application.

Mode switch mechanism : coast and prepare/recover mode Operator triggers the MD coast by sending a command “store-2” to the MTG. The MTG switch to the corresponding prepare/recover mode then to the store mode. The store mode is played until the MTG receive a command “recover-0” and switch to prepare/recover mode again

Mode switch mechanism : coast and prepare/recover mode

Mode switch mechanism : pulse stop/start and shutdown mode MTG external events.

External events : EDF and MPS (slides from JM Bouché)

Create a timing table: templates files A template file define a set of events, with a common function, for a given type of cycle. The events in templates are not defined with their absolute timing in supercycle but with their delay from key events (injection, extraction, beam out…) The nibble code for each event is also defined in the template.

Template example 1

Template example 2

Template example 3

Create a timing table: make_mtgtab script Definition of the elementary cycle with the key events and the templates to be used.

Create a timing table: make_mtgtab script Definition of the supercycles with their length, the elementary cycle their start time

Timing events cleaning Motivations The timing system is very flexible : for any special request, a new template is created or a new cycle in the script file. Becomes difficult to generate timing table automatically, script file is bigger and bigger. Old hardware constraints are not valid anymore. The generation of SPS timing event by the CBCM will be impossible without a rationalization and a clear policy of the events.

Timing events cleaning done during this run Removal of almost all old timing event with “oldmtg” header. (still 6 in use), and some other unused events. Working group with major timing users to review the existing events and understand the software and hardware constraints. Define a clear policy for the events generations to feet the CBCM policy.

Timing events cleaning to be done during shutdown Generate timing tables with new policy : –Last 2 bytes have to be used only for cycle id and occurrence. (big change for power supplies events) –A cycle id different for proton LHC, proton FT, proton CNGS, ion FT and ion CNGS. A cycle id has to be the same for all the events belonging to the same cycle. –Define virtual events to follow the CBCM policy.

Conclusion The timing modification will imply some hardware and software modifications for the equipment groups. Some particular events will be difficult to remove or make conform to the new policy. It has to be studied case by case. In December a test will be done with timing tables conform to the new policy, still generated with SPS MTG, to check any problem before the switch to the CBCM.