Status of TDCpix full chip assembly Sandro Bonacini NA62 – GTK WG meeting.

Slides:



Advertisements
Similar presentations
Progress with the 3T Demonstrator Proposal A.Marchioro CERN April 2010.
Advertisements

© 2013 IBM Corporation Use of Hierarchical Design Methodologies in Global Infrastructure of the POWER7+ Processor Brian Veraa Ryan Nett.
A. Kluge January 25, Aug 27, 2012 Outline NA62 NA62 Specifications Specifications Architecture Architecture A. Kluge2.
© IMEC 2010 MIXED SIGNAL RADIATION TOLERANT DESIGN WITH DARE KNUT ASIC.
Institute of Applied Microelectronics and Computer Engineering College of Computer Science and Electrical Engineering, University of Rostock Slide 1 Spezielle.
[M2] Traffic Control Group 2 Chun Han Chen Timothy Kwan Tom Bolds Shang Yi Lin Manager Randal Hong Wed. Nov. 05 Overall Project Objective : Dynamic Control.
[M2] Traffic Control Group 2 Chun Han Chen Timothy Kwan Tom Bolds Shang Yi Lin Manager Randal Hong Wed. Oct. 29 Overall Project Objective : Dynamic Control.
1 Random Number Generator Dmitriy Solmonov W1-1 David Levitt W1-2 Jesse Guss W1-3 Sirisha Pillalamarri W1-4 Matt Russo W1-5 Design Manager – Thiago Hersan.
1 09/07/01 PD: Verification Vs. Modification Global Routing Detail Routing Placement Clock Tree Synthesis Power/Ground Stripes, Rings Routing IO Pad Placement.
Noise Canceling in 1-D Data: Presentation #9 Seri Rahayu Abd Rauf Fatima Boujarwah Juan Chen Liyana Mohd Sharipp Arti Thumar M2 Mar 23 rd, 2005 Full chip.
RPC Electronics Status Overall system TDC –Digitizing frequency issue (determine the bin size of the TDC value) Discriminator test result Trigger module.
Viterbi Decoder: Presentation #11 M1 Overall Project Objective: Design a high speed Viterbi Decoder Stage 11: 12 th April 2004 Short Final Presentation.
Team W1 Design Manager: Rebecca Miller 1. Bobby Colyer (W11) 2. Jeffrey Kuo (W12) 3. Myron Kwai (W13) 4. Shirlene Lim (W14) Stage IX: March 30 th 2004.
[M2] Traffic Control Group 2 Chun Han Chen Timothy Kwan Tom Bolds Shang Yi Lin Manager Randal Hong Wed. Oct. 27 Overall Project Objective : Dynamic Control.
Group M3 Nick Marwaha Craig LeVan Jacob Thomas Darren Shultz Project Manager: Zachary Menegakis April 4, 2005 MILESTONE 11 LVS & Simulation DSP 'Swiss.
9 th Sept, VLSI Design & Test seminar series, Fall 2009, Auburn University, Auburn, AL Low Power Implementation of ARM1176JZF-S by Manish Kulkarni.
1 Team M1 Enigma Machine Milestone April, 2006 Adithya Attawar (M11) Shilpi Chakrabarti (M12) Mike Sokolsky (M14) Design Manager: Prateek Goenka.
1 Design Goal Design an Analog-to-Digital Conversion chip to meet demands of high quality voice applications such as: Digital Telephony, Digital Hearing.
Viterbi Decoder: Presentation #7 M1 Overall Project Objective: Design a high speed Viterbi Decoder Stage 7: 1st Mar Component layout (corrected)
1 GPS Waypoint Navigation Team M-2: Charles Norman (M2-1) Julio Segundo (M2-2) Nan Li (M2-3) Shanshan Ma (M2-4) Design Manager: Zack Menegakis Presentation.
Uli Schäfer JEM Status and plans Firmware Hardware status JEM1 Plans.
[M2] Traffic Control Group 2 Chun Han Chen Timothy Kwan Tom Bolds Shang Yi Lin Manager Randal Hong Mon. Nov. 24 Overall Project Objective : Dynamic Control.
1 Design Goal Design an Analog-to-Digital Conversion chip to meet demands of high quality voice applications such as: Digital Telephony, Digital Hearing.
1 ENTITY test is port a: in bit; end ENTITY test; DRC LVS ERC Circuit Design Functional Design and Logic Design Physical Design Physical Verification and.
Map Skills Chapter 4 – Grid References. Grid Squares If you look at a map you will notice that it is covered in squares. These squares make up a grid.
20th RD50 Workshop (Bari)1 G. PellegriniInstituto de Microelectrónica de Barcelona G. Pellegrini, C. Fleta, M. Lozano, D. Quirion, Ivan Vila, F. Muñoz.
Hierarchical Physical Design Methodology for Multi-Million Gate Chips Session 11 Wei-Jin Dai.
Sakari tiuraniemi - CERN Status of the submission – End of Column.
Global Routing.
Mateusz Baszczyk, Piotr Dorosz, Wojciech Kucewicz, AGH-UST Krakow Claudio Gotti, Gianluigi Pessina, INFN-Milano Bicocca Angelo Cotta Ramusino, INFN-Ferrara.
Etron Project: Placement and Routing for Chip-Package-Board Co-Design
Phase-1 Design. i PHC Phase /04/2008 System Overview Clock, JTAG, sync marker and power supply connections Digital output.
EoC Status Report Giulio Dellacasa GigaTracker Working Group CERN, December 9th 2008.
G. Aglieri, P.Jarron, J. Kaplon, A. Kluge, M. Morel, M. Noy, L. Pertktold, K. Poltorak August 27, 2012.
CSE 242A Integrated Circuit Layout Automation Lecture 1: Introduction Winter 2009 Chung-Kuan Cheng.
1 4 PCB: LEFT TOP 115 channels, LEFT BOTTOM (115), RIGHT TOP (106), RIGHT BOTTOM (106). For LEFT TOP board 115 channels we have: 115 smd connectors (AMP.
Final Assembly  Your final project chip consists of a core and a pad ring  Core is the guts  Pad ring (or pad frame) connects the guts to the outside.
Update on the Design Implementation Methodology for the 130nm process Microelecronics User Group meeting TWEPP 2010 – Aachen Sandro Bonacini CERN PH/ESE.
Design tools and foundry access service plans for 65 nm technologies
ClicPix ideas and a first specification draft P. Valerio.
AIDA ASIC review Davide Braga Steve Thomas ASIC Design Group 11 February 2009.
ABCN Pad ring V8.0 30/04/13F. Anghinolfi/K. Swientek1 Final ABC130 pads distribution.
TIMELINE FOR PRODUCTION 2  Need to be ready for production end next year  => submission of final mask set ~September 2015  Would like one more iteration.
VLSI Floorplanning and Planar Graphs prepared and Instructed by Shmuel Wimer Eng. Faculty, Bar-Ilan University July 2015VLSI Floor Planning and Planar.
Geography Population Brazil [Date] Today I will: - Know the reasons behind why some areas of Brazil are densely populated, whilst others are sparsely populated.
Terra-Pixel APS for CALICE Progress meeting 10 th Nov 2005 Jamie Crooks, Microelectronics/RAL.
ABC February 2013 ABC 130 Final Design Review 1F. Anghinolfi08/02/13.
Atsushi Taketani 2005/06/03 VTX meeting 1 PIXEL BUS status 1.Circuit design 2.Design rule and design 3.Schedule.
IRC/SAC status Venelin Kozhuharov for the SAC/IRC working group NA62 Meeting
3D Design IPHC Frédéric Morel - Grégory Bertolone - Claude Colledani.
RD53 1.  Full/large demonstrator chip submission ◦ When: 2016 A.Early 2016: If chip must have been fully demonstrated in test beams for TDRs to be made.
GRID REFERENCES NORTHINGS AND EASTINGS.  NOT THE SAME AS LATITUDE AND LONGITUDE  Used to help you locate a specific spot on a flat map  Uses a grid.
Insert project logo Gossipo3 & 4 3 rd Prototype of a front-end chip for 3D MPGD Project outline. 7/2/20161GOSSIPO3 prototype.
GGT-Electronics System design Alexander Kluge CERN-PH/ED April 3, 2006.
R. Kluit Nikhef Amsterdam R. Kluit Nikhef Amsterdam Gossipo3 3 rd Prototype of a front-end chip for 3D MPGD 1/27/20091GOSSIPO3 prototype.
TDC status and to do 1. Status of TDC design 2. List of future activities.
Top level chip assembly
Updates on the R&D for the SVT Front End Readout chips
TUTORIAL: Digital-on-Top
Access to ASIC design tools and foundry services at CERN for SLHC
Design of the 64-channel ASIC: status
NORTHINGS AND EASTINGS
TDC per 4 pixels – End of Column Approach
Meeting at CERN March 2011.
Sensor Wafer: Final Layout
Bus update after meeting of 11/11
Multiplication Grids.
NORTHINGS AND EASTINGS
SALTRO16 activities in Lund
START DIRECTIONS QUIZ.
Presentation transcript:

Status of TDCpix full chip assembly Sandro Bonacini NA62 – GTK WG meeting

Full chip floorplan x sq.mm  PRELIMINARY Floorplan work started  June 2012 Top assembly done in Virtuoso “South bank” P&R in Encounter  Size: ~4.8 mm Pixel matrix “South bank”

South bank floorplan Assembly of TDC, qchip, bandgaps, serializer/PLL, I/O pads & power  Pad placement is preliminary 158 south + 4 west + 4 east 22 staggered power pads TDC (x20) qchip (x4) config space, DLL clock & cal. fanout Serializer & PLLs BGs BG Staggered pads

Power distribution Regular 600-um-pitch power lines in matrix Sparse 60-um lines in pad ring

Power distribution SW corner  I/O pads  Power/ground pads  “Pitch adapter” Dense connections in horizontal and vertical power lines BG Staggered pads

Status Completed  Floorplan  Power planning / distribution Next steps  “South bank” Place & route, DFM, chip finishing  No major showstoppers Verification (DRC, LVS)  … might need some iterations at this stage.  Complex power distribution, global nets, …  Final chip assembly July 3,