CMS and the Number Sorter Presented to you by: Bobby Scurlock Faculty Mentor: Darin Acosta.

Slides:



Advertisements
Similar presentations
Components of a computer system
Advertisements

Give qualifications of instructors: DAP
Track Trigger Designs for Phase II Ulrich Heintz (Brown University) for U.H., M. Narain (Brown U) M. Johnson, R. Lipton (Fermilab) E. Hazen, S.X. Wu, (Boston.
1 CS 106, Winter 2009 Class 4, Section 4 Slides by: Dr. Cynthia A. Brown, Instructor section 4: Dr. Herbert G. Mayer,
Chapter Chapter Goals Describe the layers of a computer system Describe the concept of abstraction and its relationship to computing Describe.
02/02/20091 Logic devices can be classified into two broad categories Fixed Programmable Programmable Logic Device Introduction Lecture Notes – Lab 2.
J. Leonard, U. Wisconsin 1 Commissioning the Trigger of the CMS Experiment at the CERN Large Hadron Collider Jessica L. Leonard Real-Time Conference Lisbon,
Traffic Light Behavior IF A=1 AND B=0 Car Sensors B A.
The Logic Machine We looked at programming at the high level and at the low level. The question now is: How can a physical computer be built to run a program?
Academic Advisor: Prof. Ronen Brafman Team Members: Ran Isenberg Mirit Markovich Noa Aharon Alon Furman.
1  1998 Morgan Kaufmann Publishers Lectures for 2nd Edition Note: these lectures are often supplemented with other materials and also problems from the.
1/31/20081 Logic devices can be classified into two broad categories Fixed Programmable Programmable Logic Device Introduction Lecture Notes – Lab 2.
1 Programming & Programming Languages Overview l Machine operations and machine language. l Example of machine language. l Different types of processor.
1 Programming & Programming Languages Overview l Machine operations and machine language. l Example of machine language. l Different types of processor.
1 CHAPTER 4 LANGUAGE/SOFTWARE Hardware Hardware is the machine itself and its various individual equipment. It includes all mechanical, electronic.
US CMS DOE/NSF Review: June 2002, Darin Acosta, University of Florida1 Muon Track-Finder Trigger Darin Acosta University of Florida June, 2002.
PICS / Microcontrollers
CSE 373 Data Structures Lecture 15
GOOD MORNING.
February 19th 2009AlbaNova Instrumentation Seminar1 Christian Bohm Instrumentation Physics, SU Upgrading the ATLAS detector Overview Motivation The current.
Study of the Optimum Momentum Resolution of CMS Experiment Presented by: Timothy McDonald Faculty Mentor: Darin Acosta.
CHEP March, B. Scurlock, University of Florida1 D. Acosta, V. Golovtsov, M. Kan, A. Madorsky, B. Scurlock, H. Stoeck, L. Uvarov, S.M. Wang University.
The Track-Finding Processor for the Level-1 Trigger of the CMS Endcap Muon System D.Acosta, A.Madorsky, B.Scurlock, S.M.Wang University of Florida A.Atamanchuk,
Emulator System for OTMB Firmware Development for Post-LS1 and Beyond Aysen Tatarinov Texas A&M University US CMS Endcap Muon Collaboration Meeting October.
Trigger design engineering tools. Data flow analysis Data flow analysis through the entire Trigger Processor allow us to refine the optimal architecture.
Digital Electronics.
CSCI-235 Micro-Computers in Science Hardware Design Part I.
ECE 2372 Modern Digital System Design
An Asynchronous Level-1 Tracking Trigger for Future LHC Detector Upgrades A. Madorsky, D. Acosta University of Florida/Physics, POB , Gainesville,
A genda for Today What is memory management Source code to execution Address binding Logical and physical address spaces Dynamic loading, dynamic linking,
COE4OI5 Engineering Design. Copyright S. Shirani 2 Course Outline Design process, design of digital hardware Programmable logic technology Altera’s UP2.
1 Chapter 17 Disk Storage, Basic File Structures, and Hashing Chapter 18 Index Structures for Files.
Claudia-Elisabeth Wulz Institute for High Energy Physics Vienna Level-1 Trigger Menu Working Group CERN, 9 November 2000 Global Trigger Overview.
Introduction to Computers (L02) * Hardware * Software * Programming Languages * Three Phase of Program Development * Development and Design Steps * Algorithms.
Efficiency of the CMS Level-1 Trigger to Selected Physics Channels by: Corey Sulkko Faculty Mentor: prof. Darin Acosta Funded by: National Science Foundation.
Level 3 Muon Software Paul Balm Muon Vertical Review May 22, 2000.
IT253: Computer Organization
Track-Finder Trigger at the Beam Test Results and Features Darin Acosta, Rick Cavanaugh, Victor Golovtsov, Lindsey Gray, Khristian Kotov, Alex Madorsky,
CPT Week, April 2001Darin Acosta1 Status of the Next Generation CSC Track-Finder D.Acosta University of Florida.
CSCI-100 Introduction to Computing Hardware Design Part I.
Fall 2004EE 3563 Digital Systems Design EE 3563 VHSIC Hardware Description Language  Required Reading: –These Slides –VHDL Tutorial  Very High Speed.
LHCb VErtex LOcator & Displaced Vertex Trigger
CSCI-100 Introduction to Computing Hardware Part I.
Understanding the Origin of the Nucleon Spin Andi Klein, Melynda Brooks, Pat McGaughey and Matt Stettler Research Goals: Use Deeply Virtual Compton Scattering.
TOPIC : Different levels of Fault model UNIT 2 : Fault Modeling Module 2.1 Modeling Physical fault to logical fault.
CSC Track-Finder Plans for Commissioning at Bat.904 and Point 5 Darin Acosta University of Florida.
Logic Design / Processor and Control Units Tony Diep.
2/20: Ch. 6 Data Management What is data? How is it stored? –Traditional management storage techniques; problems –DBMS.
Track Selection Performance of the CMS Cathode Strip Chamber Track Finder and Level 1 Trigger Kristin Beck Advisors: Dan Holmes, Darin Acosta 14 August,
Electronics Review, May 2001Darin Acosta1 OPTICAL SP 1 Muon Sorter 3  / port card 3  / sector ME1 ME2-ME3 ME4 SR DT TF SP From CSC Port Cards MS MB1.
ATLAS and the Trigger System The ATLAS (A Toroidal LHC ApparatuS) Experiment is one of the four major experiments operating at the Large Hadron Collider.
 A computer is an electronic device that receives data (input), processes data, stores data, and produces a result (output).  It performs only three.
Living Long At the LHC G. WATTS (UW/SEATTLE/MARSEILLE) WG3: EXOTIC HIGGS FERMILAB MAY 21, 2015.
Computer Operation. Binary Codes CPU operates in binary codes Representation of values in binary codes Instructions to CPU in binary codes Addresses in.
Trigger Matrix Shiuan-Hal. Trigger (“times 4”) μ xhodoscopexhodoscope yhodoscopeyhodoscope discriminatorlevel shifter level 1 v1495 level 2 v1495 trigger.
Chapter 3 Boolean Algebra and Digital Logic T103: Computer architecture, logic and information processing.
The LHCb Calorimeter Triggers LAL Orsay and INFN Bologna.
Off-Detector Processing for Phase II Track Trigger Ulrich Heintz (Brown University) for U.H., M. Narain (Brown U) M. Johnson, R. Lipton (Fermilab) E. Hazen,
Overview of Computers and Programming Chapter 1
2018/6/15 The Fast Tracker Real Time Processor and Its Impact on the Muon Isolation, Tau & b-Jet Online Selections at ATLAS Francesco Crescioli1 1University.
ICS103 Programming in C Lecture 1: Overview of Computers & Programming
Muon Track-Finder Trigger
课程名 编译原理 Compiling Techniques
5% The CMS all silicon tracker simulation
Chapters 17 & 18 6e, 13 & 14 5e: Design/Storage/Index
Changes in Level 1 CSC Trigger in ORCA by Jason Mumford and Slava Valuev University of California Los Angeles June 11,
Commissioning of the ALICE-PHOS trigger
The CMS Tracking Readout and Front End Driver Testing
ICS103 Programming in C 1: Overview of Computers And Programming
Presentation transcript:

CMS and the Number Sorter Presented to you by: Bobby Scurlock Faculty Mentor: Darin Acosta

Event = total collection of detector measurements produced resulting from 1 proton-proton bunch collision. Proton Bunch The CMS Detector 40,000,000 Bunch Collisions each second

1 Event generates 1 Megabyte of data 40 Terabytes of data/second!! Requires the storage capacity of 40,000 average home PCs for every second of operation!! Do We Keep it All?!! Need an Electronic trigger to decide which events are important NOT ALL EVENTS ARE INTERESTING

DetectorsMemory Level 1 Trigger Memory Level 2 and 3 Triggers Events Kept for Off-Line Analyses 40,000,000 Events/second generated by CMS detectors Keep Event? - Yes/No? has ~ 3  s (about 120 bunch crossings) to decide Still Keep Event? - Yes/No? Reduced to 100,000 Events/second by Level 1 Trigger Further Reduced to 100 Events/second by Level 2 and 3 Triggers Trigger and Data Acquisition Scheme of CMS 3  s

My Project involved the End Cap Regions of CMS My Project

What are End Caps Anyway? 1 CSC  Rotate 360 o 1 Disk = 1 Station

Combine 4 Stations and Get 1 End Cap End Cap

Profile View of 1 CSC 1 Track Stub Review of CSC Operation

Profile View of 4 CSCs Can construct a full track using track stubs

Real Track Stubs may actually look like this Profile View of o Sector Why Not Always Perfect Lines? Detectors not 100% Efficient Many particles travel through detectors A lot of radiation being produced in throughout the detectors

Other Detector Logic CSC Detector Logic Final Decision Making Logic Keep Event? - Yes or No? Level 1 Trigger Scheme Level 1 Trigger

CSC Detector Logic Scheme CSC Front End Electronics 1 Track Finding Processor Constructs track stubs Constructs Full Tracks Track Stubs Best Tracks CSC Detector Logic

Track Finding Logic Track Sorter Track 1 - ok track - Quality = 5 Track 2 - not very good track - Quality = 1 Track 3 - excellent track - Quality = 10! Track ID = Stubs used to form track Quality = Goodness of track Constructs 6 possible tracks 1 Track Finding Processor Example: IDs and Qualities of 6 tracks Finds Best 3 tracks Best 3 tracks

Best 3 tracks = 3 distinct tracks w/Highest Quality # Must Sort Quality #s to find highest 3 => Need to use Binary Number Sorter Tasks: 1) Sort these Tracks in the Shortest Time Possible 2) Make Sure These Tracks are Distinct Track Sorting Algorithm 6 Track IDs 6 Track Qualities Best 3 Tracks! Track Sorter

How do you Sort Tracks? Use a number sorter to find 3 highest quality tracks Basic Number Sorter: Is A > or = to B ? Input A Input B ‘1’ = yes, ‘0’= no Track Sorter Track 1 has quality 7 Track 2 has quality 9 no = ‘0’ Is 7 > or = to 9 ? => Track 2 is preferred over track 1 Example:

Other Sorting Methods Steps increase as inputs increase For 16 inputs this needs 10 steps For 6 inputs this needs 6 steps Too many steps for 6 inputs There must be a better way Very Bad News Track Sorter Arrange Basic Number Sorter into a tree to sort more numbers

Use VHDL to Sort! Track Sorter What is VHDL? (Very High Speed Integrated Circuits) Hardware Description Language Programming Language like C or Fortran Compiled by computer software like OrCAD to program chips Using VHDL we can create a fast number sorter Works in only 2 steps no matter how many inputs! Completely flexible for any chip type and chip configuration software

How does it Work?? Track Sorter Track A Track B Track C Track D Track E Track F = 21, bit binary number VHDL Number Translator => E has highest quality, D next, and B next Track E Track D Track B All in 1 step Next step List of Track Qualities

Example: Find Highest Value from Input List Track Sorter Each 15-bit value corresponds to a unique ordering of the inputs Number Translator Bits that must be set for Track B to be the best

if ((compa = '1')and(compb = '1')and(compc = '1')and(compd = '1')and(compe = '1')) then inputA = BestTrack; Translate Truth Table to VHDL if-then Statements Truth Table VHDL Track Sorter

Where do the ID #s Come in?? Take the same basic VHDL Sorter and add some disqualification Logic Compare Quality #s Compare ID #s Should Track 1 be disqualified? - Yes/No? Modifies 15-bit number Translates Final 15-bit # into ordering of Inputs Track Sorter Best 3 tracks 15-bit # Track A Qu Track B Qu Track C Qu Track D Qu Track E Qu Track F Qu Track A ID Track B ID Track C ID Track D ID Track E ID Track F ID

Does it Work? Simulations show the sorting method gives correct order Timing Analysis show a 20 ns delay in real chip Finishes within the allowed time Help the performance of Level 1 trigger => Less memory needed to pipeline detector data Less money!

Acknowledgements Kevin Ingersent and Alan Dorsey Professor Darin Acosta - Faculty Mentor S. Ming Wang - Postdoc Raymond Chow - undergraduate assistant Mike Marquez - electrical engineer

Extra Slides for your viewing pleasure!!

1 Track Finding Processor Real Track Stubs may actually look like this Profile View of o Sector How can we possibly construct tracks from this mess!??

1 Track Finding Processor 1234 Look at where a particle passing through stub in station 2 should be when in station 4 and with what parameters Knowing where the particle should be, are any of the stubs in station 4 within the allowed range of values for these parameters? We must extrapolate each track stub to each station

1 Track Finding Processor If yes, then we have successful extrapolation, and connect to stubs to make track After a successful extrapolation, we assign a quality value to the constructed path based on track features

1 Track Finding Processor Quality is based on Momentum and Stations used to extrapolate Higher Transverse Momentum => Less Bending => Higher Quality Top View of 1 Sector

With Some Extra CSCs We can Achieve Complete Angular Coverage 1 Complete Disk (with complete Inner and Outer Disks) = 1 Station Outer Disk of 10 o CSCs Inner Disk of 20 o CSCs

60 o wedge = 1 sector 1 Sector will contain o CSCs from inner disk, and o CSCs from outer disk