ECE 448: Lab 4 VGA Display Mini-Pacman. Flexibility in the Second Part of the Semester Lab 4: VGA display (2 weeks) – 8 points Lab 5: Computer Graphics.

Slides:



Advertisements
Similar presentations
Network II.5 simulator ..
Advertisements

1.Obtain laser pointer coordinates 2.Send laser pointer coordinates to laptop through the PS/2 port 3.Pixel Mapping between camera image and laptop screen.
Shift-Registers and Push Button Debounce
Sumitha Ajith Saicharan Bandarupalli Mahesh Borgaonkar.
ECE VHDL Microprocessor Design Final Student Project August 14 th, 2012 Emily Kan Erik Lee Edward Jones.
ECE FPGA Design: Breakout Semester Project Proposal Derek Rose Richard Wunderlich.
FPGA Breakout Atari 2600 Video Game FPGA Reproduction
ECE 447: Course Organization Instructor:Kris Gaj, S&T II, Room 223 Office hours: T, R 4:30-5:30 PM Lab assistants: Thuy-Tien Nguyen (M)
Embedded Systems: Introduction. Course overview: Syllabus: text, references, grading, etc. Schedule: will be updated regularly; lectures, assignments.
Characterization Presentation Spring 2006 Implementation of generic interface To electronic components via USB2 Connection Supervisor Daniel Alkalay System.
1 COMP541 VGA Character Terminal Montek Singh Mar 1, 2007.
ECE 448 – FPGA and ASIC Design with VHDL Lecture 13 PicoBlaze I/O & Interrupt Interface.
ECE 448 – FPGA and ASIC Design with VHDL Lecture 15 External SRAM.
ASPPRATECH.
DIGITAL DESIGN WITH VHDL Exercise 1 1Muhammad Amir Yousaf.
ECE 448 FPGA and ASIC Design with VHDL
ECE 448: Spring 12 Lab 4 – Part 2 Finite State Machines Basys2 FPGA Board.
Lab 2: Capturing and Displaying Digital Image
COE4OI5 Engineering Design Chapter 2: UP2/UP3 board.
1 4-Integrating Peripherals in Embedded Systems (cont.)
Presented by : Maya Oren & Chen Feigin Supervisor : Moshe Porian Lab: High Speed Digital System One Semester project – Spring
ECE 448: Lab 6 VGA Display (mini chess game). Video Graphic Array (VGA) Resolution: 640x480 Display: 16 colors (4 bits), 256 colors (8 bits) Refresh Rate:
Introduction Characteristics of USB System Model What needs to be done Platform Issues Conceptual Issues Timeline USB Monitoring 2 nd Update – 7 th February.
Introduction to Experiment 5 VGA Signal Generator ECE 448 Spring 2009.
1 Keyboard Controller Design By Tamas Kasza Digital System Design 2 (ECE 5572) Summer 2003 A Project Proposal for.
George Mason University ECE 448 – FPGA and ASIC Design with VHDL VGA Display Part 1 VGA Synchronization ECE 448 Lecture 9.
Introduction to VGA 數位電路實驗 TA: 吳柏辰 Author: Trumen.
ECE 449: Computer Design Lab Coordinator: Kris Gaj TAs: Tuesday session: Pawel Chodowiec Thursday session: Nghi Nguyen.
FPGA Design Flow Based on Using Seven-Segment Displays,
Introduction to FPGA Created & Presented By Ali Masoudi For Advanced Digital Communication Lab (ADC-Lab) At Isfahan University Of technology (IUT) Department.
ECE 448: Spring 11 Lab 3 Part 1 Sequential Logic for Synthesis.
George Mason University ECE 448 – FPGA and ASIC Design with VHDL VGA Display Part 2 Animation ECE 448 Lecture 9.
ECE FPGA Microprocessor Design Erik Lee, Edward Jones, Emily Kan.
Introduction to Experiment 7 Sorting Using PicoBlaze ECE 448 Spring 2010.
Lecture #3 Page 1 ECE 4110–5110 Digital System Design Lecture #3 Agenda 1.FPGA's 2.Lab Setup Announcements 1.HW#2 assigned Due.
ECE 448: Lab 4 VGA Display. Bouncing Ball.. Organization and Grading.
Lab 2 Parallel processing using NIOS II processors
Computer Engineering 4OI4 Project Proposal James Gurunlian Clarence Ngai
ECE VHDL Microprocessor Design Final Student Project August 14 th, 2012 Emily Kan Erik Lee Edward Jones.
ECE 448: Lab 5 VGA Display. Breaking-Bricks..
Figure 10.1 Color CRT and Phosphor Dots on Face of Display.
Part A Final Dor Obstbaum Kami Elbaz Advisor: Moshe Porian August 2012 FPGA S ETTING U SING F LASH.
ECE 448: Lab 4 VGA Display The Frogger. Flexibility in the Second Part of the Semester Lab 4: VGA display (2 weeks) – 8 points Lab 5: Computer Graphics.
COE4OI5 Engineering Design Chapter 1: The 15 minutes design.
George Mason University ECE 448 – FPGA and ASIC Design with VHDL VGA Display Part 3 Animation ECE 448 Lecture 11.
Lecture 5B Block Diagrams HASH Example.
ECE VHDL Microprocessor Design Final Student Project August 14 th, 2012 Emily Kan Erik Lee Edward Jones.
Teaching Digital Logic courses with Altera Technology
ECE 448 Lecture 6 Finite State Machines State Diagrams vs. Algorithmic State Machine (ASM) Charts.
ECE 448 Lab 3 FPGA Design Flow Based on Xilinx ISE and ISim. Using Seven-Segment Displays, Buttons, and Switches.
ECE 448: Lab 4 VGA Display Snake Game. Flexibility in the Second Part of the Semester Lab 4: VGA display (2 weeks) – 8 points Lab 5: Computer Graphics.
ECE 448 Lab 3 FPGA Design Flow Based on Xilinx ISE and Isim. Using Seven-Segment Displays, Buttons, and Switches.
George Mason University ECE 448 – FPGA and ASIC Design with VHDL VGA Display Part 3 Animation ECE 448 Lecture 11.
George Mason University ECE 448 – FPGA and ASIC Design with VHDL VGA Display Part 5 The Complete Pong Game ECE 448 Lecture 13.
1 of 24 The new way for FPGA & ASIC development © GE-Research.
Free Projects For CENG 3430 CENG3430 Free Projects v.7c.
Programmable Hardware: Hardware or Software?
VGA Display Part 1 VGA Synchronization
ECE 448 Lecture 6 Finite State Machines State Diagrams vs. Algorithmic State Machine (ASM) Charts.
RTL Design Methodology
Lecture 16 PicoBlaze I/O & Interrupt Interface
ECE 448: Lab 4 VGA Display Mini-Pacman Game.
Lecture 18 PicoBlaze I/O Interface
ECE 448: Lab 6 Using PicoBlaze Fast Sorting Class Exercise 2.
Using Fpro SoC with Hardware Accelerators
Lecture 13 PicoBlaze I/O & Interrupt Interface
Using FPro SoC with customized hardware cores
VGA Display: VGA Synchronization & Pixel Generation
ECE 448 Lab 3 – Part 1 FPGA Design Flow Based on
Presentation transcript:

ECE 448: Lab 4 VGA Display Mini-Pacman

Flexibility in the Second Part of the Semester Lab 4: VGA display (2 weeks) – 8 points Lab 5: Computer Graphics (2 weeks) – 8 points Lab 6: PicoBlaze System (2 weeks) – 8 points Lab 7: Logic Analyzer (in class) – 2 bonus points Lab 4: VGA display (3 weeks) – 8 points Lab 5: Computer Graphics or Lab 6: PicoBlaze System (3 weeks) – 8 points Lab 7: Logic Analyzer (in class) – 2 bonus points Schedule A: Schedule B: Total: 24+2 points Total: 16+2 points

Flexibility in the Second Part of the Semester Intended for students who do exceptionally well in the first part of the semester ( ≥ 90% of points for Labs 1-3) An open-ended project proposed by students, the TAs, or the instructor Can be done individually or in groups of two students Schedule: Detailed Specification (1 week) Milestone 1 (2 weeks) Milestone 2 (2 weeks) Final Report & Deliverable (1 week) Schedule A+: Total: 25 points

Expected Project Tasks Schedule A+: 1.Use of at least one complex input/output device VGA display Keyboard or Mouse (USB-HID) Ethernet, etc. 2.Use of on-chip embedded resources: BRAMs, DSP units or External on-board memory or Soft microcontroller core (e.g. Picoblaze) 3. (bonus) Use of PMOD Accessory Boards implementing additional functions, e.g., A/D, D/A, motor drivers, sensors, cameras.

Lab 4 Exercises

6ECE 448 – FPGA and ASIC Design with VHDL Reading P. Chu, FPGA Prototyping by VHDL Examples Chapter 12, VGA Controller I: Graphic Chapter 12, VGA Controller II: Text Nexys3 Reference Manual VGA Port, pages 15-17

7 Lab4 Exercise 1 Displaying synchronization signals on the oscilloscope Develop a testbench for the circuit, described in the figure above. Perform functional simulation, displaying ALL ports of vga_sync component. Synthesize and implement the top-level circuit using provided UCF file Perform timing simulation, displaying ALL ports of vga_sync component. Perform experimental testing using oscilloscope, displaying clk, hsync, vsync.

Lab Exercise 2 Resolution: 640x480 Display: 8 colors (3 bits), 16 colors (4 bits), 64 colors (6 bits), 256 colors (8 bits) Refresh Rate: 25Hz, 30Hz, 60Hz (frames / second)

Interface

Use of switches

Specification of coordinates of three objects assuming sw(4)=0

Specification of colors of three objects

Specification of dimensions of the ball

Configuration : 1

Configuration : 2

Configuration : 3

Configuration : 4

Configuration : 5

Configuration : 6

Configuration : 7

Configuration : 8

Introduction to Lab 4

Game Characters and Maze

Task 1: Displaying the maze (Points: 25%) Maze Color: Blue Color Generator: Selects colors for the background and maze VGA Controller: Sync generator

Task 2: Displaying Diamonds in four corners (Points:10%) Diamond Color: Magenta The diamonds should be stationary objects placed in four corners shown above.

Task 3: Display and create movement of character “Inky” (Points: 15%) Inky should move in the direction shown above

Task 4: Display and create movement of character “Shadow”(Points:15%) Shadow should move in the direction shown above Shadow and Inky should not collide with each other.

Task 5: Introduce “Pacman” (Points:25%) Use four push buttons (BTNU for Up, BTND for Down, BTNL for Left and BTNR for Right movement) to control Pacman’s movement. Pacman should keep moving in one direction until any other button is pressed. The goal of the Pacman is to get all four Diamonds without collision with any of the Ghost characters.

Task 5 : Displaying score and number of lives left on VGA display (Points: 10%) Display the score and number of lives on VGA display. Each Diamond carries 200 points. Whenever Pacman eats any of the Diamonds, the count on the VGA display should increment and display the total score. Pacman should have three lives initially. Every collision with Shadow or Inky should result in loss of one life. The count of remaining lives should also be updated on the VGA display. After three such collisions, the game will be over. When Pacman eats all four diamonds, this event should pause the game, and YOU WON should be displayed on the VGA display.