Fabrication of Suspended Nanowire Structures Jason Mast & Xuan Gao

Slides:



Advertisements
Similar presentations
Conclusions Future work Methods Background Introduction Lily Stanley, Juan Du, and Xuan Gao Department of Physics, Case Western Reserve University Nanowire.
Advertisements

Anodic Aluminum Oxide.
CMOS Fabrication EMT 251.
EE141 © Digital Integrated Circuits 2nd Manufacturing 1 Digital Integrated Circuits A Design Perspective Manufacturing Process July 30, 2002.
CMOS Process at a Glance
Fabrication pH Electrode Using Lift-Off Method and Electrodeposition Presented by Na Zhang.
John D. Williams, Wanjun Wang Dept. of Mechanical Engineering Louisiana State University 2508 CEBA Baton Rouge, LA Producing Ultra High Aspect Ratio.
INTEGRATED CIRCUITS Dr. Esam Yosry Lec. #6.
Fabrication of p-n junction in Si Silicon wafer [1-0-0] Type: N Dopant: P Resistivity: Ω-cm Thickness: µm.
EE141 © Digital Integrated Circuits 2nd Manufacturing 1 CMOS Process Manufacturing Process.
Nanoscale structures in Integrated Circuits By Edward Mulimba.
Radius of Curvature: 900 micron Fig. 1 a.) Snell’s Law b.) Total Internal Reflection a. b. Modeling & Fabrication of Ridge Waveguides and their Comparison.
Selectively Grown Silicon Nano-Wires for Transistor Devices Abstract The goal of this project is to fabricate a transistor device using silicon nano-wires.
Top Side Conductor vacuum deposition Aluminum sputter deposit in Argon plasma CVC 601-sputter deposition tool.
Fig 10: I-V characteristics of Au/PDNC/Al/Au junction. This shows that the molecule has rectification towards the positive bias. Current (A) M I A M I.
Sample Devices for NAIL Thermal Imaging and Nanowire Projects Design and Fabrication Mead Mišić Selim Ünlü.
SOIMUMPs Process Flow Keith Miller Foundry Process Engineer.
Device Fabrication Example
EE141 © Digital Integrated Circuits 2nd Manufacturing 1 Manufacturing Process I Dr. Shiyan Hu Office: EERC 518 Adapted and modified from Digital Integrated.
Rochester Institute of Technology - MicroE © REP/LFF 8/17/2015 Metal Gate PMOS Process EMCR201 PMOS page-1  10 Micrometer Design Rules  4 Design Layers.
INTEGRATED CIRCUITS Dr. Esam Yosry Lec. #7. Etching  Introduction  Etching  Wet Etching  Dry Etching  Plasma Etching  Wet vs. Dry Etching  Physical.
Microfluidics: Catalytic Pumping Systems Paul Longwell Hollidaysburg Area High School Summer 2005.
Micro-fabrication.
Nano/Micro Electro-Mechanical Systems (N/MEMS) Osama O. Awadelkarim Jefferson Science Fellow and Science Advisor U. S. Department of State & Professor.
1. A clean single crystal silicon (Si) wafer which is doped n-type (ColumnV elements of the periodic table). MOS devices are typically fabricated on a,
MPI Stuttgart Max-Planck-Institut fuer Festkoerperforschung Stuttgart, Germany R. Sordan, K. Balasubramanian, M. Burghard WP2(A): Single fullerene transistor.
Techniques for Synthesis of Nano-materials
Virtual NanoFab A Silicon NanoFabrication Trainer
EE141 © Digital Integrated Circuits 2nd Manufacturing 1 Manufacturing Process Dr. Shiyan Hu Office: EERC 731 Adapted and modified from Digital Integrated.
Introduction to CMOS VLSI Design CMOS Fabrication and Layout Harris, 2004 Updated by Li Chen, 2010.
EE235 Presentation I CNT Force Sensor Ting-Ta YEN Feb Y. Takei, K. Matsumoto, I. Shimoyama “Force Sensor Using Carbon Nanotubes Directly Synthesized.
Microcontact Printing
NanoFab Trainer Nick Reeder June 28, 2012.
1 M. Chitteboyina, D. Butler and Z. Celik-Butler, Nanotechnology Research and Teaching Facility University of Texas at Arlington
Introduction EE1411 Manufacturing Process. EE1412 What is a Semiconductor? Low resistivity => “conductor” High resistivity => “insulator” Intermediate.
#4 (Oct. 22) Photolithgraphy -What is photolithgraphy? -Thin-film patterning using phtolithgraphy -Applications of photolithgraphy -Trends in minimum pattern.
ISAT 436 Micro-/Nanofabrication and Applications Photolithography David J. Lawrence Spring 2004.
CORPORATE INSTITUTE OF SCIENCE & TECHNOLOGY, BHOPAL DEPARTMENT OF ELECTRONICS & COMMUNICATIONS NMOS FABRICATION PROCESS - PROF. RAKESH K. JHA.
Digital Integrated Circuits A Design Perspective
Substitute beer and pizza?. Basic Silicon Solar Cell as fabricated in Cameron With Schematic.
Process Sequence: Pressure-Actuated Valve ENMA490 October 14, 2003.
CMOS VLSI Fabrication.
Bump Bonding Development
Substitute beer and pizza?. Basic Silicon Solar Cell Schematic.
Antenna Project in Cameron clean room Wafer preparation, conductor deposition, photolithography.
EE141 © Digital Integrated Circuits 2nd Manufacturing 1 Manufacturing Process Dr. Shiyan Hu Office: EERC 731 Adapted and modified from Digital Integrated.
CMOS Fabrication EMT 251.
Photolithography Photolithography is the transfer of patterns, circuits, device structures, etc. to a substrate or wafer using light and a mask.
Photolithography PEOPLE Program.
CMOS Fabrication CMOS transistors are fabricated on silicon wafer
Manufacturing Process I
UV-Curved Nano Imprint Lithography
Temperature Sensors on Flexible Substrates
Layout and fabrication of CMOS circuits
Chapter 1 & Chapter 3.
MEMS, Fabrication Cody Laudenbach.
VLSI System Design LEC3.1 CMOS FABRICATION REVIEW
Digital Integrated Circuits A Design Perspective
BioMEMS Device Fabrication Procedure
Lecture #25 OUTLINE Device isolation methods Electrical contacts to Si
Memscap - A publicly traded MEMS company
Manufacturing Process I
VLSI Lay-out Design.
V.Navaneethakrishnan Dept. of ECE, CCET
Device Design: Stage 2 (Modified Microchannel Design)
LITHOGRAPHY Lithography is the process of imprinting a geometric pattern from a mask onto a thin layer of material called a resist which is a radiation.
Manufacturing Process I
Photolithography.
Fig. 2 Materials and designs for bioresorbable PC microcavity-based pressure and temperature sensors. Materials and designs for bioresorbable PC microcavity-based.
Presentation transcript:

Fabrication of Suspended Nanowire Structures Jason Mast & Xuan Gao Summer 2009 REU Program at Case Western Reserve University

Introduction Nano == 1 / billion Nanometer == 1 meter / billion Nanowire == wire with diameter between 1-100 nm Suspended Nanowire == A nanowire suspended over a gap. Top – Nanowire on substrate Bottom – Nanowire suspended over gap Black == Metal Green == Nanowire Gray == Si/SiO2 substrate

Applications Biology & Medicine Sensors Electrical Circuits Cell Device Sensors ω' ω Cell Cell

Goals 1. Fabricate suspended nanowire devices - Simple but not easy. 2. Test the devices and look at the I-V curves. - Should be different because the substrate (read heat sink) is not in contact with the wire.

Method I Step 1 - Start Basic Idea 1. Carve trenches out of top SiO2 layer. 2. Drop nanowires over the trenches. 3. Evaporate metallic contact pads. Step 1 - Start Blue == 100 nm SiO2 Gray == Silicon

Step 2 – Spin Coat Photoresist Photoresist layers act like sacrificial layers. We use them to mold our devices. Purple == LOR-3A Yellow == S 1805

Step 3 – Carve out Trenches i. Place wafer under photomask, and expose the sample to UV light. Top View ii. Submerge in CD-26. Iiii. Submerge in HF for 60 sec. Rate ~ 1 nm / sec

Step 4 – Drop nanowires This can be done using either wet or dry transfer.

Step 5 – Contact Pads i. Expose 2nd pattern to UV light. ii. Submerge in CD-26 for 60 sec.

Step 5 - cont. Iiii. Evaporate metal (5 nm Ti & then 50 nm Al). Different shades of gray represent different elevations of metal. iv. Let the wafer sit in Remover PG overnight.

Method II Basic Ideas 1. Embed nanowires between layers of photoresist. 2. Create metallic contacts. Step 1 – Get Started Blue == 100 nm SiO2 Gray == Silicon

Step 2 – Spin coat photoresist Yellow == Photoresist Step 3 – Drop nanowires Green == Nanowires

Step 4 – Spin coat photoresist Nanowires are now embedded between two layers of photoresist.

Step 5 – Contact Pads i. Place under photomask, and expose to UV light. ii. Submerge in CD-26 for 60 sec.

Step 5 - cont Iiii. Evaporate metal (5 nm Ti & 300 nm Al). vi. Submerge in Remover PG overnight.

Results – Method I I was able to perform alignment. However, alignment was far too complicated to implement.

Results – Method II I was able to get suspended nanowire structures. I was able to get a few I-V curves, and a resistance measurement.

Acknowledgments Special Thanks To: Case Western Reserve University Physics Department National Science Foundation Bob Mike McDonald Professor Kash Reza Sharghi-Moshtaghin NSF REU grant DMR-0850037