INTRODUCTION TO MICROPROCESSOR Engr. Ammar Anwar Khan.

Slides:



Advertisements
Similar presentations
Programming 8086 – Part IV Stacks, Macros
Advertisements

Registers of the 8086/ /2002 JNM.
There are two types of addressing schemes:
Computers organization & Assembly Language
SOFTWARE ARCHITECTURE OF THE 8088 AND 8086 MICROPROCESSORS
Procedures and Stacks. Outline Stack organization PUSH and POP instructions Defining and Calling procedures.
Stack Memory H H FFFFF H FFFFE H SS 0105 SP 0008 TOS BOS BOS = FFFF = 1104F H H 1104F H.
3-1 ECE 424 Design of Microprocessor-Based Systems Haibo Wang ECE Department Southern Illinois University Carbondale, IL Intel 8088 (8086) Microprocessor.
ICS312 Set 3 Pentium Registers. Intel 8086 Family of Microprocessors All of the Intel chips from the 8086 to the latest pentium, have similar architectures.
80x86 Processor Architecture
Microprocessor Systems Design I Instructor: Dr. Michael Geiger Spring 2013 Lecture 4: 80386DX memory, addressing.
Microprocessor Systems Design I Instructor: Dr. Michael Geiger Spring 2014 Lecture 4: x86 memory.
Riyadh Philanthropic Society For Science Prince Sultan College For Woman Dept. of Computer & Information Sciences CS 251 Introduction to Computer Organization.
An Introduction to 8086 Microprocessor.
1.4 INTRODUCTION TO PROGRAM SEGMENTS
Types of Registers (8086 Microprocessor Based)
UHD:CS2401: A. Berrached1 The Intel x86 Hardware Organization.
Microprocessor Microprocessor (cont..) It is a 16 bit μp has a 20 bit address bus can access upto 220 memory locations ( 1 MB). It can support.
8086 Internal Architecture
Intel 8086 (8088) Microprocessor Structure
University of Tehran 1 Microprocessor System Design Omid Fatemi Machine Language Programming
6-4 CPU-Registers, effective address General registers vs Segment registers Computer Studies (AL)
Introduction to Microprocessors Chapter 3. Programming Model (8086)  Shows the various internal registers that are accessible to the programmer.
Microprocessor Fundamentals Week 2 Mount Druitt College of TAFE Dept. Electrical Engineering 2008.
Assembly Language Data Movement Instructions. MOV Instruction Move source operand to destination mov destination, source The source and destination are.
Riyadh Philanthropic Society For Science Prince Sultan College For Woman Dept. of Computer & Information Sciences CS 251 Introduction to Computer Organization.
Khaled A. Al-Utaibi  Introduction  The MOV Instruction  The LEA Instruction  The Stack Instructions  The String Data Transfer.
Internal Programming Architecture or Model
Preliminary to Assembly Language Programming CE 140 A1/A2 28 June 2003.
Intel 8086 MICROPROCESSOR ARCHITECTURE
Microprocessors CSE- 341 Dr. Jia Uddin Assistant Professor, CSE, BRAC University Dr. Jia Uddin, CSE, BRAC University.
SOFTWARE ARCHITECTURE OF THE 8088 AND 8086 MICROPROCESSORS
I NTEL 8086 M icroprocessor بسم الله الرحمن الرحيم 1.
ΜComputer Structure μProcessor Memory Bus System I/O Ports.
Instruction set Architecture
Microprocessor Systems Design I
Microprocessor Systems Design I
16.317: Microprocessor System Design I
8086 Microprocessor.
COURSE OUTCOMES OF MICROPROCESSOR AND PROGRAMMING
Instruksi Set Prosesor 8088
ADDRESSING MODES.
16.317: Microprocessor System Design I
Microprocessor and Assembly Language
Microprocessor Systems Design I
EE3541 Introduction to Microprocessors
Machine control instruction
Assembly Language Programming Part 2
ADDRESSING MODES.
University of Gujrat Department of Computer Science
Chapter 3 Addressing Modes
Basic of Computer Organization
Microcomputer & Interfacing Lecture 1
Symbolic Instruction and Addressing
Introduction to Assembly Language
Stack and Subroutines Module M17.1 Section 11.2.
Programming 8086 – Part IV Stacks, Macros
8086 Registers Module M14.2 Sections 9.2, 10.1.
CS-401 Computer Architecture & Assembly Language Programming
Symbolic Instruction and Addressing
8085 MICROPROCESSOR 8085 CPU Registers and Status Flags S Z AC P C A B
Symbolic Instruction and Addressing
CNET 315 Microprocessor & Assembly Language
Lecture 06 Programming language.
Microprocessor and Assembly Language
Chapter 6 –Symbolic Instruction and Addressing
Intel 8086.
Memory segmentation and addressing
Part I Data Representation and 8086 Microprocessors
(The Stack and Procedures)
Presentation transcript:

INTRODUCTION TO MICROPROCESSOR Engr. Ammar Anwar Khan

TUTORIAL # 2 EE-353 Physical and Logical Addresses 2

MICROPROCESSOR

MEMORY 4

INSTRUCTION - MOV 5  MOV AX, BX  Mneunomincs  Move => MOV  Addition => ADD  Operands – Source, Destination  AX, BX etc or may be zero operand (e.g., HLT=> halt)

SEGMENT REGISTERS 6

ADDRESSES addresses are specified as xxxx:yyyy  where xxxx is value in segment register  yyyy is offset  Addresses are specified as relative to start of segment eg. Instruction Pointer relative to Code Segment

EXAMPLES 8  Logical Address  CS:IP, DS:IP, ES:IP, SS:SP  3000:1500  Physical Address (20 bits)  Shift Left CS, DS,ES or SS;  Add the result to IP or SP  =31500 is the Physical Address.

EXAMPLES 9  If CS=3000 and IP=1500  Offset =1500  Logical Address =3000:1500  Physical Address =31500  Lower range = =30000  Upper Range = FFFF=3FFFF

EXAMPLES 10  If SS=3500 and SP=FFEE  Offset =FFFE  Logical Address =3500:FFFE  Physical Address =44FFE  Lower range = =35000  Upper Range = FFFF=44FFF

STACK MEMORY 11  SS and SP  Used to store value on the RUN  PUSH => to store the value in the memory  POP => Take out the value from the memory  PUSH AX  POP AX 

STACK MEMORY 12

STACK MEMORY 13

LITTLE ENDIAN 14  Higher byte goes to Upper address  Lower byte goes to Lower address  MOV AX,6545  MOV [1500], AX  [1500] = 45  [1501] = 65  Same for stack !!!!!

FLAG REGISTER 15

DEBUG- COMMAND PROMPT 16

DEBUG- COMMAND PROMPT 17

DEBUG- COMMAND PROMPT 18

DEBUG- COMMAND PROMPT 19

DEBUG- COMMAND PROMPT 20

End 21