FDR of the End-cap Muon Trigger Electronics 1/Mar./04 1 Hi-pT Board Hi-pT ASIC Board Type Endcap-wire Endcap-Strip Forward Chikara Fukunaga (TMU)

Slides:



Advertisements
Similar presentations
20/Oct./2000 CF IEEE NSS 2000 at Lyon,France 1 An MWPC Readout Chip for High Rate Environment Introduction ASIC Structure & Fabrication ASIC Evaluation.
Advertisements

Uli Schäfer JEM Status and Test Results Hardware status JEM0 Hardware status JEM1 RAL test results.
CPT Week, Nov 2003, B. Paul Padley, Rice University1 CSC Trigger Status, MPC and Sorter B. Paul Padley Rice University November 2003.
Uli Schäfer JEM Status and plans Hardware status JEM0 Hardware status JEM1 Plans.
20 Feb LVL1 muon trigger simulation meeting1 the OO codes for endcap muon trigger simulation Hisaya Kurashige KOBE Univ.
8th Workshop on Electronics for LHC Experiment, Colmar, France, 10 Sep R.Ichimiya, ATLAS Japan 1 Sector Logic Implementation for the ATLAS Endcap.
FDR of the End-cap Muon Trigger Electronics 1/Mar./04 1 Beam Test of TGC electronics in 2003 Introduction Electronics Setup Stand-alone Run Setup Data.
6 June 2002UK/HCAL common issues1 Paul Dauncey Imperial College Outline: UK commitments Trigger issues DAQ issues Readout electronics issues Many more.
Uli Schäfer 1 JEM: Status and plans Pre-Production modules Status Plans.
Uli Schäfer 1 JEM1: Status and plans JEM1.1 Status Plans.
Calice ECAL Readout Hardware Status report Adam Baird ECAL Meeting 26 Sept 2003 LLR-Ecole Polytechnique.
Uli Schäfer 1 JEM1: Status and plans power Jet Sum R S T U VME CC RM ACE CAN Flash TTC JEM1.0 status JEM1.1 Plans.
Various Topics Related to FEB Liang Han, Ge Jin University of Science and Technology of China Dec.21,2013.
FDR of the End-cap Muon Trigger Electronics 1/Mar./04 1 Slice Test (SLT) of TGC electronics Introduction Simulation Trigger part SLT Wire Wire and Signal.
October 1st th Workshop on Electronics for LHC Experiment at Amsterdam 1 Beam Test Result of the ATLAS End-cap Muon Level-1 Trigger Chikara Fukunaga.
The Track-Finding Processor for the Level-1 Trigger of the CMS Endcap Muon System D.Acosta, A.Madorsky, B.Scurlock, S.M.Wang University of Florida A.Atamanchuk,
Emulator System for OTMB Firmware Development for Post-LS1 and Beyond Aysen Tatarinov Texas A&M University US CMS Endcap Muon Collaboration Meeting October.
CF 8/June/2003 ATLAS muon week in Gallipoli 1 The 1 st Beam Test of TGC electronics at H8 in May/June ‘03 Chikara Fukunaga on behalf of TGC electronics.
Readout electronics for the MUV detectors R. Fantechi 28/3/2012.
14/November/2002 CF NSS2002 in Norfolk, Virginia, USA 1 The First Integration Test of the ATLAS End-cap Muon Level 1 Trigger System Introduction Overview.
RPC PAC Trigger system installation and commissioning How we make it working… On-line software Resistive Plate Chambers Link Boxes Optical Links Synchronization.
SBS meeting VETROC application for Cerenkov triggering Alexandre Camsonne March 18 th 2015.
SBS meeting VETROC application for Cerenkov triggering Alexandre Camsonne March 18 th 2015.
TGC Electronics Status Osamu Sasaki 23 Dec 河口湖 SLB ASIC PS-Board H-pT Board Star Switch Sector Logic Other boards Procurement 2004 極み.
June 29th 2005Ph. BUSSON LLR Ecole polytechnique, Palaiseau1 Plans for a new TCC for the endcaps Characteristics: reminder Preliminary list of tasks and.
14/6/2000 End Cap Muon Trigger Review at CERN 1 TGC LVL1 Trigger System Link C.Fukunaga/Tokyo Metropolitan University TGC electronics group System link.
11th March 2008AIDA FEE Report1 AIDA Front end electronics Report February 2008.
CSC EMU Muon Sorter (MS) Status Plans M.Matveev Rice University August 27, 2004.
CPT Week, April 2001Darin Acosta1 Status of the Next Generation CSC Track-Finder D.Acosta University of Florida.
14/6/2000 End Cap Muon Trigger Review at CERN 1 Muon Track Trigger Processing on Slave and Hi-pT Boards C.Fukunaga/Tokyo Metropolitan University TGC electronics.
8/9/2000T.Matsumoto RICH Front End RICH FEE Overview PMT to FEE signal connection Trigger Tile Summation of Current RICH LVL-1 Trigger Module1,2 What is.
FDR of the End-cap Muon Trigger Electronics 1/Mar./04
PSI - 11 Feb The Trigger System of the MEG Experiment Marco Grassi INFN - Pisa On behalf of D. Nicolò F. Morsani S. Galeotti.
CMX Hardware Overview Chip Brock, Dan Edmunds, Philippe Yuri Wojciech Michigan State University 19-May-2014.
ATLAS Muon Week in Seattle 30/June/04 1 Test Beam of TGC electronics in 2004 Introduction Member List Electronics Setup TGC Setup Overlap problem in 2003.
TGC Timing Adjustment Chikara Fukunaga (TMU) ATLAS Timing Workshop 5 July ‘07.
1 October 2003Paul Dauncey1 Mechanics components will be complete by end of year To assemble ECAL, they need the VFE boards VFE boards require VFE chips.
14/Sept./2004 LECC2004 Irradiation test of ASIC and FPGA for ATLAS TGC Level-1Trigger System 1 TID (  -ray) and SEE (proton) tests and results for ROHM.
CSC Muon Sorter M. Matveev Rice University January 7, 2003.
CF 16/Feb/20031 H8 Beam Test in 2003 ─ Preparation status TGC-Japan electronics group.
CM19 Vassil Verguilov DAQ Status  Progress  DAQ  Next steps  Summary.
2001/02/16TGC off-detector PDR1 Sector Logic Status Report Design Prototype-(-1) Prototype-0 Schedule.
The 1st Result of Global Commissioning of the ATALS Endcap Muon Trigger System in ATLAS Cavern Takuya SUGIMOTO (Nagoya University) On behalf of TGC Group.
W. Smith, U. Wisconsin, US CMS DOE/NSF Review, May, 2004 Trigger Report - 1 CSC on-detector peripheral crate SBS VME Controller Muon Port Card: Output.
Electronics for Range System Prototype Tests A. Piskun ITEP, Moscow, 28 April, 2010.
TGC electronics meeting at CERN June/ Status of ASIC development for TGC electronics PP SLB Hi-pT JRC PPE SSW-rx VME protocol Chikara Fukunaga TGC.
DAQ 1000 Tonko Ljubicic, Mike LeVine, Bob Scheetz, John Hammond, Danny Padrazo, Fred Bieser, Jeff Landgraf.
H-pT ASIC A.The logic of H-pT ASIC 1. overview 2. matrix, encoder, selector… B. Test result 1. verification 2. electrical characteristics C. Usage.
CMX: Update on status and planning Yuri Ermoline, Wojciech Dan Edmunds, Philippe Laurens, Chip Michigan State University 7-Mar-2012.
ECAL electronics schedule JFMAMJJASONDJFMAM Prototype 2 boards Design Layout Fabrication and assembly Testing, including VFE prototype tests Production.
EPS HEP 2007 Manchester -- Thilo Pauly July The ATLAS Level-1 Trigger Overview and Status Report including Cosmic-Ray Commissioning Thilo.
Electronics for Range System Prototype Tests
ETD meeting Architecture and costing On behalf of PID group
CLAS12 DAQ & Trigger Status
Sector logic firmware and G-link Merger board designs
Update on CSC Endcap Muon Port Card
CMS EMU TRIGGER ELECTRONICS
Jan Królikowski Warsaw University
eXtremely Fast Tracker; An Overview
Sheng-Li Liu, James Pinfold. University of Alberta
Regional Cal. Trigger Milestone: Production & Testing Complete
ECAL electronics schedule
New Calorimeter Trigger Receiver Card (U. Wisconsin)
Jason Gilmore Vadim Khotilovich Alexei Safonov Indara Suarez
The LHCb Level 1 trigger LHC Symposium, October 27, 2001
RPC FEE The discriminator boards TDC boards Cost schedule.
PID meeting Mechanical implementation Electronics architecture
FED Design and EMU-to-DAQ Test
CSC Muon Sorter Status Tests Plans M.Matveev August 21, 2003.
Plans for the 2004 CSC Beam Test
Presentation transcript:

FDR of the End-cap Muon Trigger Electronics 1/Mar./04 1 Hi-pT Board Hi-pT ASIC Board Type Endcap-wire Endcap-Strip Forward Chikara Fukunaga (TMU)

FDR of the End-cap Muon Trigger Electronics 1/Mar./04 2 Hi-pT ASIC Coincidence of triplet and doublet data for low p T  on candidates found in SLB ASICs for either wire or strip signals Selection of 2 highest p T (>20 GeV/c) tracks from maximum 6 low p T (> 6 GeV/c) tracks If no candidate is found, position (r or  ) and displacement (  r or  ) data are simply bypassed. Output data (10bits/track x 2) are serialised and formatted with so-called G-link compatible format. No readout facility

FDR of the End-cap Muon Trigger Electronics 1/Mar./04 3 Input Configuration of Hi-pT ASIC TripletDoublet WireStripWire & Strip Max. hits/SLB ASIC342 Max. number of SLB ASICs433 Max. number of hits input12 6

FDR of the End-cap Muon Trigger Electronics 1/Mar./04 4 Board Connection Diagram for endcap 1/24 and forward 1/48 (Trigger sector)

FDR of the End-cap Muon Trigger Electronics 1/Mar./04 5 Three types of Hi-pT Board Endcap-wire Endcap-strip Forward VME A24D16 operation

FDR of the End-cap Muon Trigger Electronics 1/Mar./04 6 Prototype Version 1 since June 2001 Forward Type Board Hi-pT ASIC version 3 (Jan./2001 to Feb./2001) (almost identical as production one) For final version, we will change Xilinx FPGA XC95288 to Actel SX-A LVDS deserialiser DS92LV1224 to SN65LVDS1224 Hi-pT ASIC Hitachi GA FPGA for VME control

FDR of the End-cap Muon Trigger Electronics 1/Mar./04 7 Schedule Hi-pT ASIC production version has been all delivered in Completed. ~100 (96) boards for Endcap wire ~100 (96) boards for Endcap strip ~50 (48) boards for Forward The boards are used only for trigger purpose. Installed in the Hi-pT crate which is put in the outer rim of M1(triplet) We don’t yet, therefore, fix the detailed schedule of board production.