Towards minimizing read time for NAND Flash Towards minimizing read time for NAND Flash Globecom December 5 th, 2012 Borja Peleato, Rajiv Agarwal, John.

Slides:



Advertisements
Similar presentations
Copyright © 2010 SpectraPlex – Presentation property of SpectraPlex, no reproduction without permission SpectraPlex High Performance Communications Technologies.
Advertisements

Multistage Sampling.
Noise-Predictive Turbo Equalization for Partial Response Channels Sharon Aviran, Paul H. Siegel and Jack K. Wolf Department of Electrical and Computer.
COEN 180 Flash Memory.
Topics Electrical properties of static combinational gates:
Circuit Modeling of Non-volatile Memory Devices
Subthreshold SRAM Designs for Cryptography Security Computations Adnan Gutub The Second International Conference on Software Engineering and Computer Systems.
Thank you for your introduction.
Programmable Logic PAL, PLA.
Signal Denoising with Wavelets. Wavelet Threholding Assume an additive model for a noisy signal, y=f+n K is the covariance of the noise Different options.
1 12. Principles of Parameter Estimation The purpose of this lecture is to illustrate the usefulness of the various concepts introduced and studied in.
The Performance of Polar Codes for Multi-level Flash Memories
Predictably Low-Leakage ASIC Design using Leakage-immune Standard Cells Nikhil Jayakumar Sunil P. Khatri University of Colorado at Boulder.
Twin Logic Gates – Improved Logic Reliability by Redundancy concerning Gate Oxide Breakdown Hagen Sämrow, Claas Cornelius, Frank Sill, Andreas Tockhorn,
MOSFETs Monday 19 th September. MOSFETs Monday 19 th September In this presentation we will look at the following: State the main differences between.
S. Reda EN160 SP’07 Design and Implementation of VLSI Systems (EN0160) Lecture 32: Array Subsystems (DRAM/ROM) Prof. Sherief Reda Division of Engineering,
1 Eitan Yaakobi, Laura Grupp Steven Swanson, Paul H. Siegel, and Jack K. Wolf Flash Memory Summit, August 2010 University of California San Diego Efficient.
Robust Object Segmentation Using Adaptive Thresholding Xiaxi Huang and Nikolaos V. Boulgouris International Conference on Image Processing 2007.
Coding for Flash Memories
Yinglei Wang, Wing-kei Yu, Sarah Q. Xu, Edwin Kan, and G. Edward Suh Cornell University Tuan Tran.
Statistics for the Social Sciences Psychology 340 Spring 2005 Using t-tests.
1 Confidence Intervals for Means. 2 When the sample size n< 30 case1-1. the underlying distribution is normal with known variance case1-2. the underlying.
3/20/2013 Threshold Voltage Distribution in MLC NAND Flash: Characterization, Analysis, and Modeling Yu Cai 1, Erich F. Haratsch 2, Onur Mutlu 1, and Ken.
Yu Cai1, Erich F. Haratsch2 , Onur Mutlu1 and Ken Mai1
Image Recognition and Processing Using Artificial Neural Network Md. Iqbal Quraishi, J Pal Choudhury and Mallika De, IEEE.
Program Interference in MLC NAND Flash Memory: Characterization, Modeling, and Mitigation Yu Cai 1 Onur Mutlu 1 Erich F. Haratsch 2 Ken Mai 1 1 Carnegie.
Emerging Memory Technologies
Yu Cai, Yixin Luo, Erich F. Haratsch*, Ken Mai, Onur Mutlu
1 Review Of “A 125 MHz Burst-Mode Flexible Read While Write 256Mbit 2b/c 1.8V NOR Flash Memory” Adopted From: “ISSCC 2005 / SESSION 2 / NON-VOLATILE MEMORY.
University of Hawaii, College of Engineering September 2013 COCONETS Optimal Detectors for Flash Memory Channels with Intercell Interference Alek Kavčić.
2010 IEEE ICECS - Athens, Greece, December1 Using Flash memories as SIMO channels for extending the lifetime of Solid-State Drives Maria Varsamou.
Tinoosh Mohsenin and Bevan M. Baas VLSI Computation Lab, ECE Department University of California, Davis Split-Row: A Reduced Complexity, High Throughput.
Embedded System Lab. Daeyeon Son Neighbor-Cell Assisted Error Correction for MLC NAND Flash Memories Yu Cai 1, Gulay Yalcin 2, Onur Mutlu 1, Erich F. Haratsch.
Washington State University
CS654: Digital Image Analysis Lecture 25: Hough Transform Slide credits: Guillermo Sapiro, Mubarak Shah, Derek Hoiem.
Bit Error Rate Demystified Presented by Sunrise Telecom Broadband … a step ahead.
Extending the Lifetime of NAND Flash Memory by Salvaging Bad Blocks Chundong Wang and Weng-Fai Wong DATE’12.
The chi-squared statistic  2 N Measures “goodness of fit” Used for model fitting and hypothesis testing e.g. fitting a function C(p 1,p 2,...p M ; x)
Neighbor-Cell Assisted Error Correction for MLC NAND Flash Memories Yu Cai 1 Gulay Yalcin 2 Onur Mutlu 1 Erich F. Haratsch 3 Adrian Cristal 2 Osman S.
Semi-Parallel Reconfigurable Architecture for Real-time LDPC decoding Karkooti, M.; Cavallaro, J.R.; Information Technology: Coding and Computing, 2004.
COEN 180 Flash Memory. Floating Gate Fundamentals Floating Gate between control gate and channel in MOSFET. Not directly connected to an outside line.
Noise and Data Errors Nominal Observation for “1” Nominal Observation for “0” Probability density for “0” with Noise Probability density for “1” with Noise.
Data Retention in MLC NAND FLASH Memory: Characterization, Optimization, and Recovery. 서동화
Digital Design Module 2 Decoder Amit Kumar AP SCSE, GU Greater Noida.
Spatial vs. Blind Approaches for Speaker Separation: Structural Differences and Beyond Julien Bourgeois RIC/AD.
Eitan Yaakobi, Laura Grupp Steven Swanson, Paul H. Siegel, and Jack K. Wolf Flash Memory Summit, August 2011 University of California San Diego Error-Correcting.
Carnegie Mellon University, *Seagate Technology
Institute for Experimental Mathematics Ellernstrasse Essen - Germany DATA COMMUNICATION introduction A.J. Han Vinck May 10, 2003.
3 차원 구조의 고집적 charge trap 플래시 메모리 개발 1/ 년 xx 월 xx 일 School of EE, Seoul National University 대표 학생김승현 과제 책임자박병국 교수님.
Presentation : “ Maximum Likelihood Estimation” Presented By : Jesu Kiran Spurgen Date :
Yixin Luo, Saugata Ghose, Yu Cai, Erich F. Haratsch, Onur Mutlu Carnegie Mellon University, Seagate Technology Online Flash Channel Modeling and Its Applications.
Nonvolatile memories:
Understanding Modern Flash Memory Systems
12. Principles of Parameter Estimation
Introduction to computer storage
Neighbor-Cell Assisted Error Correction for MLC NAND Flash Memories
Aya Fukami, Saugata Ghose, Yixin Luo, Yu Cai, Onur Mutlu
Discussion 2 1/13/2014.
Information Storage and Spintronics 09
EE201C Modeling of VLSI Circuits and Systems Final Project
بیوسنسور (زیست حسگر) ساسان جلیلی بهار 1387.
بیوسنسور (زیست حسگر) الهام سركي پاييز 1392.
Reinforcement Learning with Partially Known World Dynamics
Semiconductor Memories
University of Colorado at Boulder
12. Principles of Parameter Estimation
EM Algorithm and its Applications
Data Erasion
Combining Noisy Measurements
Information Storage and Spintronics 08
Presentation transcript:

Towards minimizing read time for NAND Flash Towards minimizing read time for NAND Flash Globecom December 5 th, 2012 Borja Peleato, Rajiv Agarwal, John Cioffi (Stanford University) Minghai Qin, Paul H. Siegel (UCSD)

2 Towards Minimizing Read Time for NAND FLash Outline Introduction –NAND Flash write and read –Memory structure Problem: choosing read thresholds Progressive read algorithm –Estimating Min-BER threshold –Generating soft information Results

3 Towards Minimizing Read Time for NAND FLash N+ Source N+ Drain P-Type Silicon Substrate Floating gate Control gate Dielectric Cell write procedure

4 Towards Minimizing Read Time for NAND FLash N+ Source N+ Drain P-Type Silicon Substrate Floating gate Control gate Dielectric V t = 2V Cell read procedure + _ V t = 1V Exact voltage unknown, read returns 1 if V t < V cell and 0 otherwise

5 Towards Minimizing Read Time for NAND FLash Memory structure Page (~10 5 cells): write/read unit Block (~128 pages): erase unit Main sources of noise: –Over-programming (and write noise) –Leakage –Inter-Cell-Interference (ICI) Noise increases with cell scaling and wear

6 Towards Minimizing Read Time for NAND FLash How do we choose read voltages when noise estimates are not available? Problem

7 Towards Minimizing Read Time for NAND FLash If then hence Solve for read threshold with min BER Estimate Gaussian noise from noisy cdf samples Progressive Read Algorithm t

8 Towards Minimizing Read Time for NAND FLash Min BER threshold Minimum estimation error when reads are close to the means and spread out

9 Towards Minimizing Read Time for NAND FLash Soft information If hard decoding fails, re-use reads for soft decoding –For lower failure rate, reads clustered in uncertainty region… –For best combined noise estimation and decoding, two reads in each region if means and variances are known

10 Towards Minimizing Read Time for NAND FLash S1S1 S2S2 S3S3 | ͡ µ - µ | / µ 1.2 ∙ ∙ | ͡ σ – σ | / σ 7.5 ∙ | ͡ t* - t* | / t* 2.2 ∙ ∙ ∙10 -2 | BER( ͡ t*) - BER(t*) | BER(t*) 1.6 ∙ ∙ ∙10 -2 LDPC fail rate ∙10 -3 Genie LDPC fail rate 103 ∙ S1S1 S2S2 S3S3 | ͡ µ - µ | / µ 1.2 ∙ | ͡ σ – σ | / σ 7.5 ∙ | ͡ t* - t* | / t* 2.2 ∙ ∙ | BER( ͡ t*) - BER(t*) | BER(t*) 1.6 ∙ ∙10 -2 LDPC fail rate Genie LDPC fail rate 10 S1S1 S2S2 S3S3 | ͡ µ - µ | / µ 1.2 ∙ | ͡ σ – σ | / σ 7.5 ∙ | ͡ t* - t* | / t* 2.2 ∙ | BER( ͡ t*) - BER(t*) | BER(t*) 1.6 ∙ LDPC fail rate 1 Genie LDPC fail rate 1 S1S1 S2S2 S3S3 | ͡ µ - µ | / µ | ͡ σ – σ | / σ | ͡ t* - t* | / t* | BER( ͡ t*) - BER(t*) | BER(t*) LDPC fail rate Genie LDPC fail rate Result: ½ read operations 4 reads instead of 8 2x speed

11 Towards Minimizing Read Time for NAND FLash Thank you!