EE121 John Wakerly Lecture #6

Slides:



Advertisements
Similar presentations
Kuliah Rangkaian Digital Kuliah 7: Unit Aritmatika
Advertisements

Introduction So far, we have studied the basic skills of designing combinational and sequential logic using schematic and Verilog-HDL Now, we are going.
1 KU College of Engineering Elec 204: Digital Systems Design Lecture 9 Programmable Configurations Read Only Memory (ROM) – –a fixed array of AND gates.
1 DIGITAL DESIGN I DR. M. MAROUF MEMORY Read-only memories Static read/write memories Dynamic read/write memories Author: John Wakerly (CHAPTER 10.1 to.
DPSD This PPT Credits to : Ms. Elakya - AP / ECE.
Parallel Adder Recap To add two n-bit numbers together, n full-adders should be cascaded. Each full-adder represents a column in the long addition. The.
Henry Hexmoor1 Chapter 5 Arithmetic Functions Arithmetic functions –Operate on binary vectors –Use the same subfunction in each bit position Can design.
Chapter 10. Memory, CPLDs, and FPGAs
Parity. 2 Datasheets TTL:  CMOS: 
Faculty of Computer Science © 2006 CMPUT 229 Buses and Memories And Adders.
ECE C03 Lecture 61 Lecture 6 Arithmetic Logic Circuits Hai Zhou ECE 303 Advanced Digital Design Spring 2002.
Chapter 5 Internal Memory
Combinational Logic1 DIGITAL LOGIC DESIGN by Dr. Fenghui Yao Tennessee State University Department of Computer Science Nashville, TN.
Digital Logic Design Lecture 18. Announcements HW 6 up on webpage, due on Thursday, 11/6.
ECE 301 – Digital Electronics
Digital Computers and Information Chapter 1 Mano and Kime.
1 EE365 Read-only memories Static read/write memories Dynamic read/write memories.
1 EE 365 Adders Multipliers Read-Only Memories 2 Equality Comparators 1-bit comparator 4-bit comparator EQ_L.
Adders.
4-bit adder, multiplexer, timing diagrams, propagation delays
Part 2: DESIGN CIRCUIT. LOGIC CIRCUIT DESIGN x y z F F = x + y’z x y z F Truth Table Boolean Function.
MEMORY.
Adders, subtractors, ALUs
CS 105 Digital Logic Design
Top-down modular design
Memory and Programmable Logic
Combinational and Sequential Logic Circuits.
Chapter 4 The Building Blocks: Binary Numbers, Boolean Logic, and Gates.
Logical Circuit Design Week 8: Arithmetic Circuits Mentor Hamiti, MSc Office ,
Digital Computer Concept and Practice Copyright ©2012 by Jaejin Lee Logic Circuits I.
+ CS 325: CS Hardware and Software Organization and Architecture Combinational Circuits 1.
Memory and Programmable Logic Dr. Ashraf Armoush © 2010 Dr. Ashraf Armoush.
IKI a-Combinatorial Components Bobby Nazief Semester-I The materials on these slides are adopted from those in CS231’s Lecture Notes.
Power Point Presentation Donald Bearden CS 147 September 13, 2001.
Fall 2004EE 3563 Digital Systems Design EE 3563 Comparators  Comparators determine if two binary inputs are equal  Some will signal greater than/less.
WEEK #10 FUNCTIONS OF COMBINATIONAL LOGIC (ADDERS)
Chapter 6-1 ALU, Adder and Subtractor
ECE 3110: Introduction to Digital Systems Chapter 6 Combinational Logic Design Practices Adders, subtractors, ALUs.
Chapter 3 Digital Logic Structures. Copyright © The McGraw-Hill Companies, Inc. Permission required for reproduction or display. 3-2 Combinational vs.
Memory and Programmable Logic Memory device: Device to which binary information is transferred for storage, and from which information is available for.
CPS3340 COMPUTER ARCHITECTURE Fall Semester, /10/2013 Lecture 5: Combinational Logic Instructor: Ashraf Yaseen DEPARTMENT OF MATH & COMPUTER SCIENCE.
1 EE121 John Wakerly Lecture #6 Three-state Outputs Encoders Multiplexers XOR gates.
Lecture 9 Topics: –Combinational circuits Basic concepts Examples of typical combinational circuits –Half-adder –Full-adder –Ripple-Carry adder –Decoder.
1 ECNG 1014: Digital Electronics Combinational Circuits.
Digital Design: Principles and Practices
Chapter
CSE115: Digital Design Lecture 20: Comparators, Adders and Subtractors Faculty of Engineering.
Nov 10, 2008ECE 561 Lecture 151 Adders. Nov 10, 2008ECE 561 Lecture 152 Adders Basic Ripple Adders Faster Adders Sequential Adders.
Princess Sumaya University
ECE 3110: Introduction to Digital Systems Chapter 5 Combinational Logic Design Practices X-OR gates and Parity circuits Comparators Adders, subtractors,
IT253: Computer Organization Lecture 7: Logic and Gates: Digital Design Tonga Institute of Higher Education.
4. Computer Maths and Logic 4.2 Boolean Logic Logic Circuits.
Memory and Register. Memory terminology read/write operation volotile/non volatile determine the capacity from input and output timing requirements of.
Memory 10/27/081ECE Lecture. Memory Memory Types Using memory to implement logic functions 10/27/082ECE Lecture.
EE365 Adv. Digital Circuit Design Clarkson University Lecture #9 Math Units ROMs.
1 CS 151: Digital Design Chapter 4: Arithmetic Functions and Circuits 4-1,2: Iterative Combinational Circuits and Binary Adders.
Computer Architecture Lecture 3 Combinational Circuits Ralph Grishman September 2015 NYU.
Combinational Circuits
ECE 331 – Digital System Design Multi-bit Adder Circuits, Adder/Subtractor Circuit, and Multiplier Circuit (Lecture #12)
CHAPTER 2 Digital Combinational Logic/Arithmetic Circuits
Introduction to Computing Systems and Programming Digital Logic Structures.
ECE 3110: Introduction to Digital Systems Chapter 5 Combinational Logic Design Practices Adders,subtractors, ALUs.
ETE 204 – Digital Electronics Combinational Logic Design Single-bit and Multiple-bit Adder Circuits [Lecture: 9] Instructor: Sajib Roy Lecturer, ETE,ULAB.
Programmable Logic Devices
MEMORY.
Combinatorial Logic Design Practices
Combinational Circuits
Half & Full Subtractor Half Subtractor Full Subtractor.
Half & Full Subtractor Half Subtractor Full Subtractor.
Presentation transcript:

EE121 John Wakerly Lecture #6 Adders Multipliers Read-Only Memories Barrel-Shifter Design Example

Equality Comparators 1-bit comparator 4-bit comparator EQ_L

8-bit Magnitude Comparator

Other conditions

Comparators in ABEL Equality checking PEQQ = ([P7..P0] == [Q7..Q0]); PEQQ_L = !([P7..P0] == [Q7..Q0]); 16 product terms Magnitude comparison PGTQ = ([P7..P0] > [Q7..Q0]); PGTQ_L = !([P7..P0] > [Q7..Q0]); 255 product terms (try it in Foundation!)

Adders Basic building block is “full adder” Truth table: 1-bit-wide adder, produces sum and carry outputs Truth table: X Y Cin S Cout 0 0 0 0 0 0 0 1 1 0 0 1 0 1 0 0 1 1 0 1 1 0 0 1 0 1 0 1 0 1 1 1 0 0 1 1 1 1 1 1

Full-adder circuit

Ripple adder Speed limited by carry chain Faster adders eliminate or limit carry chain 2-level AND-OR logic ==> 2n product terms 3 or 4 levels of logic, carry lookahead

74x283 4-bit adder Uses carry lookahead internally

“generate” “half sum” carry-in from previous stage “propagate”

Ripple carry between groups

Lookahead carry between groups

Addition in ABEL Easy? No -- huge number of product terms! On the order of 2n for bit n @CARRY directive

Subtraction Subtraction is the same as addition of the two’s complement. The two’s complement is the bit-by-bit complement plus 1. Therefore, X – Y = X + Y + 1 . Complement Y inputs to adder, set Cin to 1. For a borrow, set Cin to 0.

Full subtractor = full adder, almost

Multipliers 8x8 multiplier

4x4 multiplier in ABEL

Full-adder array

Faster carry chain

Read-Only Memories

Why “ROM”? Program storage Boot ROM for personal computers Complete application storage for embedded systems. Actually, a ROM is a combinational circuit, basically a truth-table lookup. Can perform any combinational logic function Address inputs = function inputs Data outputs = function outputs

Logic-in-ROM example

4x4 multiplier example

Internal ROM structure PDP-11 boot ROM (64 words, 1024 diodes)

Two-dimensional decoding ?

Larger example, 32Kx8 ROM

Today’s ROMs 256K bytes, 1M byte, or larger Use MOS transistors

EEPROMs, Flash PROMs Programmable and erasable using floating-gate MOS transistors

Typical commercial EEPROMs

EEPROM programming Apply a higher voltage to force bit change E.g., VPP = 12 V On-chip high-voltage “charge pump” in newer chips Erase bits Byte-byte Entire chip (“flash”) One block (typically 32K - 66K bytes) at a time Programming and erasing are a lot slower than reading (milliseconds vs. 10’s of nanoseconds)

Microprocessor EPROM application

ROM control and I/O signals

ROM timing

Next time Sequential circuits (Chapter 7)