Kevin Pitts February 24, 2000 XTRP Review slide - 1 XTRP Review Agenda: äIntroduction/OverviewK. Pitts10’ äBoard StatusM. Kasten25’ äDAQ/Interface/Test.

Slides:

Advertisements

Similar presentations

Interconnection boards Test data memories VME interface Trigger TX Trigger RX FPGA: memory and I/O control DAQ pipelines and buffers DAQ interface.

Advertisements

24 September 2002Paul Dauncey1 Trigger issues for the CALICE beam test Paul Dauncey Imperial College London, UK.

Alice EMCAL Meeting, July 2nd EMCAL global trigger status: STU design progress Olivier BOURRION LPSC, Grenoble.

MICE Tracker Front End Progress Tracker Data Readout Basics Progress in Increasing Fraction of Muons Tracker Can Record Determination of Recordable Muons.

A presentation by Angela Little SULI Program 8/4/04 Pulsar Boards and the Level II Trigger Upgrade at CDF.

1 Pulsar firmware status March 12th, 2004 Overall firmware status Pulsar Slink formatter Slink merger Muon Reces SVT L2toTS Transmitters How to keep firmware.

Uli Schäfer 1 JEM Test Strategies Current plan: no JTAG tests at R&S  initial tests done at MZ Power-up / currents Connectivity tests (JTAG) per (daughter)

Uli Schäfer 1 JEM1: Status and plans power Jet Sum R S T U VME CC RM ACE CAN Flash TTC JEM1.0 status JEM1.1 Plans.

Using the Trigger Test Stand at CDF for Benchmarking CPU (and eventually GPU) Performance Wesley Ketchum (University of Chicago)

Manfred Meyer & IDT & ODT 15 Okt Detectors for Astronomy 2009, ESO Garching, Okt Detector Data Acquisition Hardware Designs.

1 CLEO PAC 11/March/00 M. Selen, University of Illinois CLEO-III Trigger & DAQ Status Trigger Illinois (Cornell) DAQ OSU Caltech Cornell.

MB, 9/8/041 Introduction to TDC-II and Address Map Mircea Bogdan (UC)

Global Trigger H. Bergauer, K. Kastner, S. Kostner, A. Nentchev, B. Neuherz, N. Neumeister, M. Padrta, P. Porth, H. Rohringer, H. Sakulin, J. Strauss,

Status and planning of the CMX Philippe Laurens for the MSU group Level-1 Calorimeter Trigger General Meeting, CERN May 24, 2012.

TID and TS J. William Gu Data Acquisition 1.Trigger distribution scheme 2.TID development 3.TID in test setup 4.TS development.

Trigger Supervisor (TS) J. William Gu Data Acquisition Group 1.TS position in the system 2.First prototype TS 3.TS functions 4.TS test status.

XTRP Hardware Mike Kasten University of Illinois 2/24/00.

SVT workshop October 27, 1998 XTF HB AM Stefano Belforte - INFN Pisa1 COMMON RULES ON OPERATION MODES RUN MODE: the board does what is needed to make SVT.

LECC 2004 – Boston – September 13 th L.Guiducci – INFN Bologna 1 The Muon Sorter in the CMS Drift Tubes Regional Trigger G.M. Dallavalle, Luigi Guiducci,

Nathan Eddy Aug 17, 2000 Trigger Workshop slide - 1 Data Board l 2 production boards in testing on the 14th floor l Both boards are fully functional at.

Mircea Bogdan, 5/21/041 Chicago TDC Design and Implementation Mircea Bogdan (UC)

Burkard Reisert June 11 th, 2004 Fermilab, High Rise, Hornet Nest Pulsar Meeting Ted’s overview talk: Pulsar production/testing success !  all hardware.

Level 3 Muon Software Paul Balm Muon Vertical Review May 22, 2000.

Technical Part Laura Sartori. - System Overview - Hardware Configuration : description of the main tasks - L2 Decision CPU: algorithm timing analysis.

S. Brambilla, “Recent DAQ integration test at L.N.L May 2008” 7 th AGATA Week, Uppsala, 8-11 July th AGATA Week Uppsala, 8-11 July 2008 Recent.

Status of Global Trigger Global Muon Trigger Sept 2001 Vienna CMS-group presented by A.Taurok.

11 October 2002Matthew Warren - Trigger Board CDR1 Trigger Board CDR Matthew Warren University College London 11 October 2002.

28 June 2004 ATLAS SCT/Pixel TIM FDR/PRR Martin Postranecky : TIM PCB1 ATLA S SCT/Pixel TIM FDR/PRR 28 June 2004 Physics & Astronomy HEP Electronics Martin.

CPT Week, April 2001Darin Acosta1 Status of the Next Generation CSC Track-Finder D.Acosta University of Florida.

Claudia-Elisabeth Wulz Anton Taurok Institute for High Energy Physics, Vienna Trigger Internal Review CERN, 6 Nov GLOBAL TRIGGER.

Svtsim status Bill Ashmanskas, CDF simulation meeting, Main authors: Ashmanskas, Belforte, Cerri, Nakaya, Punzi Design goals/features: –main.

17-Aug-00 L.RistoriCDF Trigger Workshop1 SVT: current hardware status CRNowFinal Hit Finders64242 Mergers31616 Sequencers2312 AMboards4624 Hit Buffers21212.

The CDF Online Silicon Vertex Tracker I. Fiori INFN & University of Padova 7th International Conference on Advanced Technologies and Particle Physics Villa.

5/7/2004Tomi Mansikkala User guide for SVT/XTRP TX firmware v1.0 XTRP out Control FPGA Tomi: - Introduction - Control bit descriptions - Test Pattern format.

ATLAS Trigger / current L1Calo Uli Schäfer 1 Jet/Energy module calo µ CTP L1.

24/03/2010 TDAQ WG - CERN 1 LKr L0 trigger status report V. Bonaiuto, G. Carboni, L. Cesaroni, A. Fucci, G. Paoluzzi, A. Salamon, G. Salina, E. Santovetti,

1 P. Wilson DAQ Meeting 3/3/99 TDC Full Crate Test l Goal is to test TDCs in environment of full crate of cards äTests at Michigan limited to a few cards/crate.

Beam Line BPM Filter Module Nathan Eddy May 31, 2005.

Compton Trigger Design Update Tanja Horn Compton Working Group 6 June 2008.

Trigger Meeting: Greg Iles5 March The APV Emulator (APVE) Task 1. –The APV25 has a 10 event buffer in de-convolution mode. –Readout of an event =

Trigger Commissioning Workshop, Fermilab Monica Tecchio Aug. 17, 2000 Level 2 Calorimeter and Level 2 Isolation Trigger Status Report Monica Tecchio University.

Pulsar Status For Peter. L2 decision crate L1L1 TRACKTRACK SVTSVT CLUSTERCLUSTER PHOTONPHOTON MUONMUON Magic Bus α CPU Technical requirement: need a FAST.

12 September 2006Silicon Strip Detector Readout Module J. Hoffmann SIDEREM SIlicon Strip DEtector REadout Module.

Richard E. Hughes 21 September 2003; p.1 IEEE/NSS 2003 Portland, OR eXtremely Fast Tracker; The Sequel Richard Hughes, Kevin Lannon Ben Kilminster, Brian.

US CMS DOE/NSF Review: April 11-13, Trig. - Estimate to Complete.

11 October 2002Paul Dauncey - CDR Introduction1 CDR Introduction and Overview Paul Dauncey Imperial College London.

Common test for L0 calorimeter electronics (2 nd campaign) 4 April 2007 Speaker : Eric Conte (LPC)

SVT workshop October 27, 1998Stefano Belforte - INFN Pisa1 SVT Vertical Slice Test Goals Schedule Hardware to be tested Software  pre-existing  developed.

L2toTS Status and Phase-1 Plan and Pulsar S-LINK Data Format Cheng-Ju Lin Fermilab L2 Trigger Upgrade Meeting 03/12/2004.

Ba A B B1 FADC B2 SD_FP FLEX_I/O ROC VME64x A: [ HELICITY, HELICITY_FLIP ] (NIM or ECL) Port 1 Port 2 a: [ HELICITY, HELICITY_FLIP ] (LVDS) B: [ HELICITY_TRIGGER,

Gueorgui ANTCHEV PH-TOT TOTEM Collaboration Meeting – March TOTEM System in H8 - Overview, Block Diagram and Main Characteristics Applications -

Timing Board FPGA. Use existing IP version until firmware is ported to new FPGA FPGA Existing IP Carrier UCD Digital I/O TSG Timing Board.

ATLAS SCT/Pixel TIM FDR/PRR28 June 2004 TIM Requirements - John Lane1 ATLAS SCT/Pixel TIM FDR/PRR 28 June 2004 Physics & Astronomy HEP Electronics John.

XTRP Software Nathan Eddy University of Illinois 2/24/00.

CMM++ activities at MSU Y. Ermoline et al. Level-1 Calorimeter Trigger Joint Meeting, CERN, 13 – 17 September 2010.

Evelyn Thomson Ohio State University Page 1 XFT Status CDF Trigger Workshop, 17 August 2000 l XFT Hardware status l XFT Integration tests at B0, including:

Electronics Status New DCM daughter card works. –Three cards has been assembled. –One daughter card has been send to Jamie yesterday by FedEx overnight.

CMX: Update on status and planning Yuri Ermoline, Wojciech Dan Edmunds, Philippe Laurens, Chip Michigan State University 7-Mar-2012.

1 P. Wilson Trigger Workshop 8/17/00 Trigger Operations Organization l We have significant challenges ahead to commission the Trigger systems – will need.

14-BIT Custom ADC Board Rev. B

CSC EMU Muon Port Card (MPC)

CMS EMU TRIGGER ELECTRONICS

eXtremely Fast Tracker; An Overview

14-BIT Custom ADC Board JParc-K Collaboration Meeting

Fernando J. Barbosa F1TDC Status Update Hall D Collaboration Meeting Indiana University – Bloomington, IN May 20-22, 2004 Fernando J.

New Calorimeter Trigger Receiver Card (U. Wisconsin)

Trigger issues for the CALICE beam test

CSC Muon Sorter Status Tests Plans M.Matveev August 21, 2003.

Plans for the 2004 CSC Beam Test

XFT2B: Plans and Tasks XFT Workshop FNAL 19 December 2003; p.1.

Presentation transcript:

Kevin Pitts February 24, 2000 XTRP Review slide - 1 XTRP Review Agenda: äIntroduction/OverviewK. Pitts10’ äBoard StatusM. Kasten25’ äDAQ/Interface/Test Software N. Eddy15’ äMap Generation/Implementation H. Kim15’ äSchedule/SummaryPitts/Kasten XTRP Group: Nathan Eddy, Lee Holloway, Mike Kasten, Hyunsoo Kim, Kevin Pitts Documentation:

Kevin Pitts February 24, 2000 XTRP Review slide - 2 People Involved l Mike Kasten älead engineer: board design/fab/testing l Nathan Eddy äpostdoc: DAQ/testing software, Java-man l Hyunsoo Kim äpostdoc: map generation/implementation; interface with database and front end; offline simulation l Kevin Pitts äspiritual guidance: Spirit? Maybe. Guidance? Not much. Knowledge? None. l Plan to add a grad student very soon

Kevin Pitts February 24, 2000 XTRP Review slide - 3 Trigger l XTRP is the interface between tracks in the COT (XFT) and the remainder of the Level 1 trigger. l XFT data input to the XTRP l Output info to: äL1 calorimeter (extrapolate) äL1 muon (extrapolate) äTrack Trigger (pass) äGlobal L1 & L2 (pass) äSVT (pass)

Kevin Pitts February 24, 2000 XTRP Review slide - 4 XTRP Overview l XTRP system: ä1 clock/control board ä1 clock/control transition module ä12 data boards ä12 data board transition modules l Entire system: one VME crate äVIPA-style (not CDF-style) äP2 not bussed älocation: 2nd floor trigger room

Kevin Pitts February 24, 2000 XTRP Review slide - 5 XTRP System

Kevin Pitts February 24, 2000 XTRP Review slide - 6 XTRP Boards l Clock/control board (1) äfrom CDF clock, generates four phases of 132ns clock äalso generates 33ns clock äcontrols: SYNC, RESET, HOLD äputs all ECL on backplane l Clock/control board transition module äSVT, PreFRED, and L2 I/O through this board l Data board transition module (12) äreceives track data from XFT ädrives info out to Muon,Cal,etc. äall XFT,CAL,MUON I/O through this board

Kevin Pitts February 24, 2000 XTRP Review slide - 7 XTRP Data Board l One board per two 15 o wedges ä12 boards total (2 XFT linkers -> 1 XTRP data board) äon board: two wedges denoted “A” and “B” l Functionality älatch XFT data every 33ns ädemux and pipe (FPGA) [also buffer for L1,L2] älookup RAMs ähandle duplicate tracks ädrive data out to CAL and Muon

Kevin Pitts February 24, 2000 XTRP Review slide - 8 Recent History

Kevin Pitts February 24, 2000 XTRP Review slide - 9 Test Setup (WH 14) l XTRP crate ätest clock äXTRP clock/control board ädata board ädata board transition module l XFT linker crate ä2 XFT linkers äXFT “linker tester” - data blaster/buffer board Clock/control board Data board

Kevin Pitts February 24, 2000 XTRP Review slide - 10 Today l Mike Kasten äboard status ätests, test results äplans l Nathan Eddy ätest and readout software package l Hyunsoo Kim ämap generation ädownload software

Kevin Pitts February 24, 2000 XTRP Review slide - 11 Schedule

Kevin Pitts February 24, 2000 XTRP Review slide - 12 Manpower l Current: äKasten 100%, Eddy 75%, Kim 100% l Future: äKim will play a larger roll in hardware when maps are done äadd at least one grad student soon l Track Trigger: äKasten, Pitts, student ämore UIUC engineering support if needed - Mike Haney largely done with CLEO-III trigger - also get an EE grad student