1 G.Pessina, RICH Elec Upg, 11 April 2010 Analog Channels per chip4 to 8 Digital channel per chip4 to 8 Wire-bond pitch (input channels) Input capacitance.

Slides:

Advertisements

Similar presentations

Jeudi 19 février 2009 Status of SPIROC chips Michel Bouchel, Stéphane Callier, Frédéric Dulucq, Julien Fleury, Gisèle Martin-Chassard, Christophe de La.

Advertisements

Specific requirements for analog electronics of a high counting rate TRD Vasile Catanescu NIHAM - Bucharest CBM 10th Collaboration Meeting Sept 25 – 28,

SKIROC New generation readout chip for ECAL M. Bouchel, J. Fleury, C. de La Taille, G. Martin-Chassard, L. Raux, IN2P3/LAL Orsay J. Lecoq, G. Bohner S.

A scalable DAQ system using the DRS4 sampling chip H.Friederich 1, G.Davatz 1, U.Hartmann 2, A.Howard 1, H.Meyer 1, D.Murer 1, S.Ritt 2, N.Schlumpf 2 1.

MDT-ASD PRR C. Posch30-Aug-02 1 Specifications, Design and Performance   Specifications Functional Analog   Architecture Analog channel Programmable.

SiLC Front-End Electronics LPNHE Paris March 15 th 2004.

NA62 front end Layout in DM option Jan Kaplon/Pierre Jarron.

NA62 front end architecture and performance Jan Kaplon/Pierre Jarron.

Requirements to RICH FEE Serguei Sadovsky IHEP, Protvino CBM meeting GSI, 10 March 2005.

ECAL electronics Guido Haefeli, Lausanne PEBS meeting 10.Jan

14-5 January 2006 Luciano Musa / CERN – PH / ED General Purpose Charge Readout Chip Nikhef, 4-5 January 2006 Outline  Motivations and specifications 

Development of a 20 GS/s Sampling Chip in 130nm CMOS Technology Jean-Francois Genat On behalf of Mircea Bogdan 1, Henry J. Frisch 1, Herve Grabas 3, Mary.

TOF Electronics Qi An Fast Electronics Lab, USTC Sept. 16~17, 2002.

Oct, 2000CMS Tracker Electronics1 APV25s1 STATUS Testing started beginning September 1 wafer cut, others left for probing 10 chips mounted on test boards.

Performance test of STS demonstrators Anton Lymanets 15 th CBM collaboration meeting, April 12 th, 2010.

Derandomiser block E.Atkin, A.Kluev MEPhI,A.Voronin SINP MSU.

Readout ASIC for SiPM detector of the CTA new generation camera (ALPS) N.Fouque, R. Hermel, F. Mehrez, Sylvie Rosier-Lees LAPP (Laboratoire d’Annecy le.

P. Baron CEA IRFU/SEDI/LDEFACTAR WORKSHOP Bordeaux (CENBG) June 17, Functionality of AFTER+ chip applications & requirements At this time, AFTER+

January 22, 1999SciFi L1 Trigger Review 1 Analog Hardware Front-end Board (CTT_FE) –Transmit (and split) the VLPC signal to the Multi-chip Modules –Discriminate.

RICH 2004, Playa del Carmen, Mexico, December 1 st, The BTeV RICH front end electronics Marina Artuso For the RICH Group M. Artuso, S. Blusk, C.

Progress on STS CSA chip development E. Atkin Department of Electronics, MEPhI A.Voronin SINP, MSU.

P. Baron CEA IRFU/SEDI/LDEFACTAR Meeting Santiago de Compostela March 11, A review of AFTER+ chip Its expected requirements At this time, AFTER+

Hold signal Variable Gain Preamp. Variable Slow Shaper S&H Bipolar Fast Shaper 64Trigger outputs Gain correction (6 bits/channel) discriminator threshold.

The DRS2 Chip: A 4.5 GHz Waveform Digitizing Chip for the MEG Experiment Stefan Ritt Paul Scherrer Institute, Switzerland.

A 128-channel event-driven readout ASIC for the R 3 B Tracker TWEPP 2015, Lisbon Lawrence Jones ASIC Design Group Science and Technology Facilities Council.

Development of the Readout ASIC for Muon Chambers E. Atkin, I. Bulbalkov, A. Voronin, V. Ivanov, P. Ivanov, E. Malankin, D. Normanov, V. Samsonov, V. Shumikhin,

Mar. 18, 2009 HAPD ASIC Status Super KEKB Meeting 1 S.Nishida (KEK) S. Nishida HAPD ASIC Status Super KEKB Meeting Mar. 18, 2009 KEK.

Valerio Re, Massimo Manghisoni Università di Bergamo and INFN, Pavia, Italy Jim Hoff, Abderrezak Mekkaoui, Raymond Yarema Fermi National Accelerator Laboratory.

65 nm CMOS analog front-end for pixel detectors at the HL-LHC

L.Royer– Calice LLR – Feb Laurent Royer, J. Bonnard, S. Manen, P. Gay LPC Clermont-Ferrand R&D pole MicRhAu dedicated to High.

Status of the n-XYTER testing Knut Solvag, Gerd Modzel, Christian Schmidt, Markus Höhl, Andrea Brogna, Ullrich Trunk, Hans-Kristian Soltveit CBM.

LHCb Vertex Detector and Beetle Chip

Sampling chip psTDC_02 Jean-Francois Genat – Herve Grabas Mary Heinz – Eric Oberla 1/27/ psTDC_02 presentation.

Slide 1Turisini M. Frontend Electronics M.Turisini, E. Cisbani, P. Musico CLAS12 RICH Technical Review, 2013 June Requirements 2.Description of.

Click to edit Master subtitle style Presented By Mythreyi Nethi HINP16C.

S. Bota – Calorimeter Electronics overview - July 2002 Status of SPD electronics Very Front End Review of ASIC runs What’s new: RUN 4 and 5 Next Actions.

1 19 th January 2009 M. Mager - L. Musa Charge Readout Chip Development & System Level Considerations.

CMS Binary Chip (CBC): status and development D.Braga, L.Jones, P.Murray, M.Prydderch (RAL) G.Hall, M.Pesaresi, M.Raymond (IC) CMS Upgrade Week, FNAL,

Front-End electronics for Future Linear Collider W-Si calorimeter physics prototype B. Bouquet, J. Fleury, C. de La Taille, G. Martin-Chassard LAL Orsay.

MuTr Chamber properties K.Shoji Kyoto Univ.. Measurement of MuTr raw signal Use oscilloscope & LabView Read 1 strip HV 1850V Gas mixture Ar:CO 2 :CF 4.

CERN PH MIC group P. Jarron 07 November 06 GIGATRACKER Meeting Gigatracker Front end based on ultra fast NINO circuit P. Jarron, G. Anelli, F. Anghinolfi,

CBM 12 th Meeting, October 14-18, 2008, Dubna Present status of the first version of NIHAM TRD-FEE analogic CHIP Vasile Catanescu and Mihai Petrovici NIHAM.

PArISROC Photomultiplier Array Integrated in Sige Read Out Chip Selma Conforti Frédéric Dulucq Christophe de La Taille Gisèle Martin-Chassard Wei

TIMEPIX2 FE STUDIES X. Llopart. Summary of work done During summer I have been looking at a possible front end for Timepix2 The baseline schematic is.

Front-end Electronic for the CALICE ECAL Physic Prototype Christophe de La Taille Julien Fleury Gisèle Martin-Chassard Front-end Electronic for the CALICE.

Analog Circuits Hiroyuki Murakami. CONTENTS Structure of analog circuits Development of wide linear range CSA system Problem of analog circuits How to.

CEA DSM Irfu IDeF-X HD Imaging Detector Front-end for X-ray with High Dynamic range Alicja Michalowska, CEA-IRFU 1 Journées VLSI June 2010.

Tuesday, 20 May 2003OPERA Collaboration Meeting - Gran Sasso1 Status of front-end electronics for the OPERA Target Tracker LAL Orsay S.BONDIL, J. BOUCROT,

The design of fast analog channels for the readout of strip detectors in the inner layers of the SuperB SVT 1 INFN Sezione di Pavia I Pavia, Italy.

Status of front-end electronics for the OPERA Target Tracker

STATUS OF SPIROC measurement

Valerio Re Università di Bergamo and INFN, Pavia, Italy

Jinfan Chang Experimental Physics Center , IHEP Feb 18 , 2011

A General Purpose Charge Readout Chip for TPC Applications

Calorimeter Mu2e Development electronics Front-end Review

ASIC PMm2 Pierre BARRILLON, Sylvie BLIN, Selma CONFORTI,

ECAL Front-end development

INFN Pavia and University of Bergamo

L. Ratti, M. Manghisoni Università degli Studi di Pavia INFN Pavia

HPD with external readout

A Readout Electronics System for GEM Detectors

Electronics for the E-CAL physics prototype

A Low Power Readout ASIC for Time Projection Chambers in 65nm CMOS

A Fast Binary Front - End using a Novel Current-Mode Technique

LHCb calorimeter main features

Status of n-XYTER read-out chain at GSI

STATUS OF SKIROC and ECAL FE PCB

BESIII EMC electronics

Status of the CARIOCA project

Jean-Francois Genat – Herve Grabas Mary Heinz – Eric Oberla

Presentation transcript:

1 G.Pessina, RICH Elec Upg, 11 April 2010 Analog Channels per chip4 to 8 Digital channel per chip4 to 8 Wire-bond pitch (input channels) Input capacitance on channel1 -2 pF Input resistance < 50  AC or DC coupling to sensor?DC Maximum leakage current per channel <1 – 10 nA Noise< 50 Kel RMS (TOF option) < 100 Kel RMS (no TOF) Maximum crosstalk< 1 – 2 % Signal polarity of input signalNegative Signal polarity of output signalPositive (not so stringent) Dynamic range (input charge)< 10 Mel (PMT) < 4 Mel (MCP) Linearity< 5 % Power consumption per channel total < 3 mW (very front-end) < 8 mW (very front-end, shaper and discriminator) Specifications for PMT/MCP readout (I)

2 G.Pessina, RICH Elec Upg, 11 April 2010 Specifications for PMT/MCP readout (II) Pre-amp peaking time< 2 ns Pre-amp rise time< 0.5 ns Pre-amp recovery time< 10 ns Shaper peaking time5 – 10 ns Shaper recovery time25 – 50 ns Pulse spill-over ??? Gain 25 mV/Mel (Selectable with  2 bits) Total ionizing radiation dose Die size Packaging for AnalogDIL Packaging for DigitalPLCC Readout scheme (analog, digital, binary) Digital: ADC bits6 - 8 Input range ADC sampling rate ADC power consumption/channel Binary: Threshold range Threshold Uniformity Timewalk

3 G.Pessina, RICH Elec Upg, 11 April 2010 Specifications for PMT/MCP readout (III) Questions: Which acquisition philosophy: Trigger or trigger-less? Analog or binary? Analog and binary (namely analog just for diagnostic, then digital in running)?

4 G.Pessina, RICH Elec Upg, 11 April 2010 Specifications for HPD with external readout (I) Analog Channels per chip8 to 16 Digital channel per chip8 to 16 Wire-bond pitch (input channels) Input capacitance on channel1 -2 pF AC or DC coupling to sensor?DC Maximum leakage current per channel <1 – 10 pA Noise< 200 el RMS (TOF option) <400 el RMS (no TOF) Maximum crosstalk< 0.5 – 1 % Signal polarity of input signalPositive Signal polarity of output signalPositive (not so stringent) Dynamic range (input charge)< 30 Kel Linearity< 1 % Power consumption per channel total < 3 mW (very front-end) < 8 mW (very front-end, shaper and discriminator)

5 G.Pessina, RICH Elec Upg, 11 April 2010 Specifications for HPD with external readout (II) Pre-amp peaking time< 2 ns Pre-amp rise time< 0.5 ns Pre-amp recovery time< 10 ns Shaper peaking time5 – 10 ns Shaper recovery time25 – 50 ns Pulse spill-over ??? Gain10 mV/Kel Total ionising radiation dose Die size Packaging for AnalogDIL Packaging for DigitalPLCC Readout scheme (analog, digital, binary) Digital: ADC bits Input range ADC sampling rate ADC power consumption/channel Binary: Threshold range Threshold Uniformity Timewalk

6 G.Pessina, RICH Elec Upg, 11 April 2010 Specifications for HPD with external readout (III) Same questions as before: Which acquisition philosophy: Trigger or trigger-less? Analog or binary? Analog and binary (namely analog just for diagnostic, then digital in running)?