Penn ESE370 Fall2014 -- DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 1: August 27, 2014 Introduction and Overview.

Slides:



Advertisements
Similar presentations
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 24: November 4, 2011 Synchronous Circuits.
Advertisements

1-1 Welcome to: CSC225 Introduction to Computer Organization Paul Hatalsky.
Design and Implementation of VLSI Systems (EN0160) Sherief Reda Division of Engineering, Brown University Spring 2007.
CS 61C L20 Introduction to Synchronous Digital Systems (1) Garcia, Fall 2004 © UCB Lecturer PSOE Dan Garcia inst.eecs.berkeley.edu/~cs61c.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 27: November 5, 2014 Dynamic Logic Midterm.
9/20/2004EE 42 fall 2004 lecture 91 Lecture #9 Example problems with capacitors Next we will start exploring semiconductor materials (chapter 2). Reading:
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 28: November 15, 2013 Memory Periphery.
Lecture 0 Digital Electronics Fundamentals Computer Architecture and System Software There are 10 kinds of people in this world – those who understand.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 36: December 7, 2012 Transmission Line.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 30: November 12, 2014 Memory Core: Part.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 38: December 3, 2014 Transmission Lines.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 39: December 6, 2013 Repeaters in Wiring.
CPSC 321 Introduction to Logic Circuit Design Mihaela Ulieru (‘Dr. M’)
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 35: December 5, 2012 Transmission Lines.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 28: November 16, 2012 Memory Periphery.
Penn ESE534 Spring DeHon 1 ESE534: Computer Organization Day 9: February 24, 2014 Operator Sharing, Virtualization, Programmable Architectures.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 1: September 5, 2012 Introduction and.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 3: September 3, 2014 Gates from Transistors.
Lecture No. 1 Computer Logic Design. About the Course Title: –Computer Logic Design Pre-requisites: –None Required for future courses: –Computer Organization.
Penn ESE370 Fall Townley & DeHon ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 14: October 1, 2014 Layout and.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 27: November 14, 2011 Memory Core.
Penn ESE370 Fall Townley & DeHon ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 13: October 5, 2011 Layout and.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 2: August 30, 2013 Transistor Introduction.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 1: September 8, 2010 Introduction and.
CSC Intro. to Computing Lecture 5: Gates, Circuits, & Transistors.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 7: September 22, 2010 Delay and RC Response.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 35: November 24, 2014 Inductive Noise.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 1: September 7, 2011 Introduction and.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 26: October 31, 2014 Synchronous Circuits.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 32: November 28, 2011 Inductive Noise.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 18: October 14, 2013 Energy and Power.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 2: September 9, 2011 Transistor Introduction.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 30: November 19, 2010 Crosstalk.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 8: September 15, 2014 Delay and RC Response.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 33: November 20, 2013 Crosstalk.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 17: October 19, 2011 Energy and Power.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 36: December 6, 2010 Transmission Lines.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 2: August 29, 2014 Transistor Introduction.
Basics of Energy & Power Dissipation
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 35: November 25, 2013 Inductive Noise.
Penn ESE534 Spring DeHon 1 ESE534: Computer Organization Day 5: February 1, 2010 Memories.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 3: September 12, 2011 Transistor Introduction.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 22: October 31, 2011 Pass Transistor Logic.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 6: September 10, 2014 Restoration.
CS151 Introduction to Digital Design Noura Alhakbani Prince Sultan University, College for Women.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 6: September 19, 2011 Restoration.
Penn ESE534 Spring DeHon 1 ESE534 Computer Organization Day 19: March 28, 2012 Minimizing Energy.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 19: October 19, 2012 Ratioed Logic.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 4: September 14, 2011 Gates from Transistors.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 4: September 12, 2012 Transistor Introduction.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 24: November 5, 2012 Synchronous Circuits.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 20: October 25, 2010 Pass Transistors.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 27: November 14, 2012 Memory Core: Part.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 5: September 8, 2014 Transistor Introduction.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 30: November 21, 2012 Crosstalk.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 6: September 17, 2012 Restoration.
Day 3: September 10, 2012 Gates from Transistors
Day 38: December 4, 2013 Transmission Lines Implications
Day 1: August 28, 2013 Introduction and Overview
Day 6: September 11, 2013 Restoration
Day 19: October 24, 2011 Ratioed Logic
Day 31: November 23, 2011 Crosstalk
Day 26: November 1, 2013 Synchronous Circuits
Day 25: November 7, 2011 Registers
Day 21: October 29, 2010 Registers Dynamic Logic
Day 2: September 10, 2010 Transistor Introduction
Day 3: September 4, 2013 Gates from Transistors
Day 5: September 17, 2010 Restoration
Instructor: Joel Grodstein
Day 15: October 13, 2010 Performance: Gates
Presentation transcript:

Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 1: August 27, 2014 Introduction and Overview

Where I come from Physically Implement Computations Architecture Electronic Design Automation Design FPGAs Understand relative strengths and weaknesses of processors, FPGAs, custom silicon Implications of Technology Scaling Penn ESE370 Fall DeHon 2

Questions How fast can my computer run? –What limits this speed? –What can I do to make it run faster? How can I extend the battery life on my gadget? –How much energy must my computation take? How small can I make a memory? –Why does DRAM need to be refreshed? Penn ESE370 Fall DeHon 3

Questions How many bits/second can I send over a link? –What limits this? –How do I maximize? How does technology scaling change these answers? What can I rely on technology to deliver? Penn ESE370 Fall DeHon 4

Sample Problems Penn ESE370 Fall DeHon 5

What does this circuit do? How fast does it operate? Penn ESE370 Fall DeHon 6

What’s wrong here? How fix? Penn ESE370 Fall DeHon 7

Limits? Consider a 22nm technology Typical gate with W=3, 2-input NOR Use chip in cell phone What prevents us from running 1 billion transistor chip at 10GHz? Penn ESE370 Fall DeHon 8

Impact of Voltage? If have a chip running at 1GHz with a 1V power supply dissipating 1W. What happens if we cut the power supply to 500mV? –Speed? –Power? Penn ESE370 Fall DeHon 9

Outline Motivating Questions What this course is about Objectives What you need to know Structure Policies Content Penn ESE370 Fall DeHon 10

Deconstruction Circuit-Level Modeling, Design, and Optimization for Digital Systems Penn ESE370 Fall DeHon 11 Look below the gates …transistors, resistance, capacitance, inductance… Abstract and predict Create Make efficient (fast,low energy,small) Compute, store, transmit binary values (0s, 1s)

What course is about Modeling and abstraction –Predict circuit behavior –Well enough to know our design will work –…with specific properties Speed, energy, …. –Well enough to reason about design and optimization What knob can I turn to make faster? How much faster can I expect to make it? Penn ESE370 Fall DeHon 12

What course is about Modeling and abstraction –Back-of-the-envelope Simple enough to reason about –…without a calculator… –Sensitive to phenomenology Able to think through the details –With computer assistance …understanding even that is a simplified approximation Penn ESE370 Fall DeHon 13

Penn ESE370 Fall DeHon 14 You are here. ESE205/215, ESE319 ESE218 Phys151 ESE170 CIS240 CIS371, ESE534 CIS380 CIS120

Objectives Penn ESE370 Fall DeHon 15

You will learn disciplines for robust digital logic and signaling –(e.g., restoration, clocking) where delay, energy, area, and noise arises in gates, memory, and interconnect how to model these physical effects –back-of-the-envelope design (e.g. RC and Elmore delay) –detailed simulation (e.g. SPICE) Penn ESE370 Fall DeHon 16

You will learn the nature of tradeoffs in optimization –Among delay, energy, area, noise how to design and optimize –logic, memory, and interconnect structures –at the gate, transistor, and wire level how technology scales – and its impact on digital circuits and computer systems Penn ESE370 Fall DeHon 17

What you Need to Know coming in to this course Penn ESE370 Fall DeHon 18

What you need to know See pages linked from course page CIS170 –Gates, Boolean logic, DeMorgan’s, optimization ESE215 –RLC circuit analysis –Diagnostic Quiz next time – end of class Penn ESE370 Fall DeHon 19

Review Session Poll Will work? Wed or Thursday 5pm? Wed. or Thursday 6pm? Wed. or Thursday 7pm? Wed. or Thursday 8pm? Penn ESE370 Fall DeHon 20

Structure Penn ESE370 Fall DeHon 21

Structure MWF Lecture Reading from text 4 lecture periods  Lab –3 Detkin See phenomena first hand before simulate –1 Ketterer  SPICE Intro Penn ESE370 Fall DeHon 22

Class Better if interactive, everyone engaged –Asking and answering questions –Actively thinking about material Three things –Preclass exercises Work during ~5 minutes before lecture starts Prime for topic of the day –Ask questions of individuals…everyone –Daily feedback sheets Penn ESE370 Fall DeHon 23

SPICE Simulation Program with Integrated Circuit Emphasis –Industry standard analog circuit simulator –Non-linear, differential equation solver specialized for circuits Integrated circuits – simply impractical to build to debug –Must simulate to optimize/validate design Penn ESE370 Fall DeHon 24

Structures Homeworks – week long (8 total) [25%] –Mostly due Thursday 10pm  because I want you awake in class Friday Projects – two weeks long (2 total) [30%] –Design oriented –On two main topics Computation Storage Two midterms [20%] Final [25%] Penn ESE370 Fall DeHon 25

Admin Won’t bring printouts to class Use course calendar –Lectures online before class (most of the time) –Homeworks linked Homework 1 out now –Reading specified Penn ESE370 Fall DeHon 26

Policies Penn ESE370 Fall DeHon 27

Policies See web page for details Turnin homework on canvas –No handwritten homework –Use CAD Tools for circuit drawings Late homework penalty (20%/day) –Allow turnin in 2 parts (one on-time, one late) Individual work (HW & Project) –CAD drawings, simulations, analysis, writeups –May discuss strategies, but must acknowledge Penn ESE370 Fall DeHon 28

Content Penn ESE370 Fall DeHon 29

Content Logic (Computation) [8 weeks] –Combinational –Sequential Storage [2 weeks] Communication [3 weeks] Penn ESE370 Fall DeHon 30

Content Logic –Transistors  Gates –In Lab: build gate, measure delay, restore –Restoration –Delay –Area (no layout  ESE570) –Energy –Synchronous (flip-flops, clocking, dynamic) –Project: fast ripple-carry adder Penn ESE370 Fall DeHon 31

Content Memory –No Lab component –RAM Organization –Driving Large Capacitances –Signal amplification/restoration –Project: design a SRAM Register File Penn ESE370 Fall DeHon 32

Content Communication –In Lab Measure inductive ground bounce, crosstalk Experiment with transmissions lines, termination –Noise Crosstalk Inductive Ionizing particles, shot –Transmission Lines Penn ESE370 Fall DeHon 33

Advice Course is hard (but valuable) Should be thinking about this material every day Must read text Learning is spread over all components –Lecture, reading, homeworks, projects, exams Must be able to get quantitative answers to get an A (maybe even for B) Penn ESE370 Fall DeHon 34

Wrapup Admin –Find web, get text, assigned reading… – –Piazza home Big Ideas / takeaway –Model to enable design Diagnostic Quiz next time –Review as needed Remaining Questions? Penn ESE370 Fall DeHon 35