Company LOGO Final presentation Spring 2008/9 Performed by: Alexander PavlovDavid Domb Supervisor: Mony Orbach GPS/INS Computing System.

Slides:



Advertisements
Similar presentations
System Integration and Performance
Advertisements

Function Evaluation Using Tables and Small Multipliers CS252A, Spring 2005 Jason Fong.
Commercial FPGAs: Altera Stratix Family Dr. Philip Brisk Department of Computer Science and Engineering University of California, Riverside CS 223.
Internal Logic Analyzer Final presentation-part B
Internal Logic Analyzer Final presentation-part A
Momentum Measurement Card Project supervised by: Mony Orbach Project performed by: Hadas Preminger, Uri Niv.
© 2004 Xilinx, Inc. All Rights Reserved Implemented by : Alon Ben Shalom Yoni Landau Project supervised by: Mony Orbach High speed digital systems laboratory.
Double buffer SDRAM Memory Controller Presented by: Yael Dresner Andre Steiner Instructed by: Michael Levilov Project Number: D0713.
EE166 Final Presentation Patsapol Kriausakul Sung Min Park Dennis Won Howard Yuan.
Presenting: Itai Avron Supervisor: Chen Koren Final Presentation Spring 2005 Implementation of Artificial Intelligence System on FPGA.
Final Presentation Packet I/O Software Management Application PISMA® Supervisor: Mony Orbach D0317 One-Semester Project Liran Tzafri Michael Gartsbein.
1 Project supervised by: Dr Michael Gandelsman Project performed by: Roman Paleria, Avi Yona 26/4/2004 Multi-channel Data Acquisition System Final_A Presentation.
Performance Analysis of Processor Midterm Presentation Performed by : Winter 2005 Alexei Iolin Alexander Faingersh Instructor: Evgeny.
Technion – Israel Institute of Technology Department of Electrical Engineering High Speed Digital Systems Lab Written by: Haim Natan Benny Pano Supervisor:
Technion Digital Lab Project Performance evaluation of Virtex-II-Pro embedded solution of Xilinx Students: Tsimerman Igor Firdman Leonid Firdman.
Implementation of DSP Algorithm on SoC. Characterization presentation Student : Einat Tevel Supervisor : Isaschar Walter Accompany engineer : Emilia Burlak.
© 2003 Xilinx, Inc. All Rights Reserved Multi-rate Systems.
LAV firmware status Francesco Gonnella Mauro Raggi 23 rd May 2012 TDAQ Working Group Meeting.
GallagherP188/MAPLD20041 Accelerating DSP Algorithms Using FPGAs Sean Gallagher DSP Specialist Xilinx Inc.
GPGPU platforms GP - General Purpose computation using GPU
Digital signature using MD5 algorithm Hardware Acceleration
Sub-Nyquist Sampling DSP & SCD Modules Presented by: Omer Kiselov, Daniel Primor Supervised by: Ina Rivkin, Moshe Mishali Winter 2010High Speed Digital.
INS/GPS Integration Based Navigation using Particle Filter GPS Control System MidTerm presentation Performed by: Yuval Yosef Adi Weissman Supervised by:
Sub- Nyquist Sampling System Hardware Implementation System Architecture Group – Shai & Yaron Data Transfer, System Integration and Debug Environment Part.
Tightly coupled INS/GPS system using particle filter D0928- system architecture and math functions Part A - Final presentation Students: Royzman Danny.
By: Daniel BarskyNatalie Pistunovich Supervisors: Rolf HilgendorfInna Rivkin.
By: Oleg Schtofenmaher Maxim Fudim Supervisor: Walter Isaschar Characterization presentation for project Winter 2007 ( Part A)
Student : Andrey Kuyel Supervised by Mony Orbach Spring 2011 Final Presentation High speed digital systems laboratory High-Throughput FFT Technion - Israel.
Presented by : Maya Oren & Chen Feigin Supervisor : Moshe Porian Lab: High Speed Digital System One Semester project – Spring
Matrix Multiplication on FPGA Final presentation One semester – winter 2014/15 By : Dana Abergel and Alex Fonariov Supervisor : Mony Orbach High Speed.
A RISC ARCHITECTURE EXTENDED BY AN EFFICIENT TIGHTLY COUPLED RECONFIGURABLE UNIT Nikolaos Vassiliadis N. Kavvadias, G. Theodoridis, S. Nikolaidis Section.
© 2003 Xilinx, Inc. All Rights Reserved Answers DSP Design Flow.
AMIN FARMAHININ-FARAHANI CHARLES TSEN KATHERINE COMPTON FPGA Implementation of a 64-bit BID-Based Decimal Floating Point Adder/Subtractor.
VHDL Project Specification Naser Mohammadzadeh. Schedule  due date: Tir 18 th 2.
PROCStar III Performance Charactarization Instructor : Ina Rivkin Performed by: Idan Steinberg Evgeni Riaboy Semestrial Project Winter 2010.
Company LOGO Mid semester presentation Spring 2008/9 Performed by: Alexander PavlovDavid Domb Supervisor: Mony Orbach GPS/INS Computing System.
LANL FEM design proposal S. Butsyk For LANL P-25 group.
This material exempt per Department of Commerce license exception TSU Multi-rate Systems.
Developing fast clock source with deterministic jitter Final review – Part A Yulia Okunev Supervisor -Yossi Hipsh HS-DSL Laboratory, Dept. of Electrical.
Final Presentation Annual project (Part A) Winter semesterתשע"ב (2011/12) Students: Dan Hofshi, Shai Shachrur Supervisor: Mony Orbach INS/GPS navigation.
By: Daniel BarskyNatalie Pistunovich Supervisors: Rolf HilgendorfInna Rivkin 10/06/2010.
LZRW3 Decompressor dual semester project Part A Mid Presentation Students: Peleg Rosen Tal Czeizler Advisors: Moshe Porian Netanel Yamin
A Configurable High-Throughput Linear Sorter System Jorge Ortiz Information and Telecommunication Technology Center 2335 Irving Hill Road Lawrence, KS.
High Speed Digital Systems Lab. Agenda  High Level Architecture.  Part A.  DSP Overview. Matrix Inverse. SCD  Verification Methods. Verification Methods.
1 Implementation in Hardware of Video Processing Algorithm Performed by: Yony Dekell & Tsion Bublil Supervisor : Mike Sumszyk SPRING 2008 High Speed Digital.
Sub-Nyquist Sampling Algorithm Implementation on Flex Rio
1 by: Ilya Melamed Supervised by: Eyal Sarfati High Speed Digital Systems Lab.
Final Presentation Final Presentation OFDM implementation and performance test Performed by: Tomer Ben Oz Ariel Shleifer Guided by: Mony Orbach Duration:
Final Presentation Implementation of DSP Algorithm on SoC Student : Einat Tevel Supervisor : Isaschar Walter Accompanying engineer : Emilia Burlak The.
Final Presentation Annual project (Part A) Winter semesterתש"ע ((2009 Students: Oren Hyatt, Alex Dutov Supervisor: Mony Orbach.
Samuel Silverstein Stockholm University CMM++ firmware development Backplane formats (update) CMM++ firmware.
Tightly coupled INS/GPS system using particle filter D0928- system architecture and math functions Midterm presentation Students: Royzman Danny Peleg Nati.
November 29, 2011 Final Presentation. Team Members Troy Huguet Computer Engineer Post-Route Testing Parker Jacobs Computer Engineer Post-Route Testing.
Mid presentation Part A Project Netanel Yamin & by: Shahar Zuta Moshe porian Advisor: Dual semester project November 2012.
© 2003 Xilinx, Inc. All Rights Reserved Answers DSP Design Flow.
GPS Computer Program Performed by: Moti Peretz Neta Galil Supervised by: Mony Orbach Spring 2009 Part A Presentation High Speed Digital Systems Lab Electrical.
Company LOGO Final presentation Spring 2008/9 Performed by: Alexander PavlovDavid Domb Supervisor: Mony Orbach GPS/INS Computing System.
Company LOGO Project Characterization Spring 2008/9 Performed by: Alexander PavlovDavid Domb Supervisor: Mony Orbach GPS/INS Computing System.
Performed by: Alexander Pavlov David Domb Instructor: Mony Orbach המעבדה למערכות ספרתיות מהירות High speed digital systems laboratory הטכניון - מכון טכנולוגי.
Encryption / Decryption on FPGA Final Presentation Written by: Daniel Farcovich ID Saar Vigodskey ID Advisor: Mony Orbach Summer.
DDRIII BASED GENERAL PURPOSE FIFO ON VIRTEX-6 FPGA ML605 BOARD PART B PRESENTATION STUDENTS: OLEG KORENEV EUGENE REZNIK SUPERVISOR: ROLF HILGENDORF 1 Semester:
1 Level 1 Pre Processor and Interface L1PPI Guido Haefeli L1 Review 14. June 2002.
Tightly coupled INS/GPS system using particle filter D0928- system architecture and math functions Part B - Final presentation Students: Royzman Danny.
Performed by:Liran Sperling Gal Braun Instructor: Evgeny Fiksman המעבדה למערכות ספרתיות מהירות High speed digital systems laboratory.
GPS-INS RESAMPLING VERIFICATION Final Presentation Annual project (Part B) Winter semesterתש"ע ((2009 Students: Oren Hyatt, Alex Dutov Supervisor: Mony.
Full Design. DESIGN CONCEPTS The main idea behind this design was to create an architecture capable of performing run-time load balancing in order to.
Optimizing Interconnection Complexity for Realizing Fixed Permutation in Data and Signal Processing Algorithms Ren Chen, Viktor K. Prasanna Ming Hsieh.
Internal Logic Analyzer Middle presentation-part A By: Moran Katz and Zvika Pery Mentor: Moshe Porian Dual-semester project Spring 2012.
SLP1 design Christos Gentsos 9/4/2014.
Presentation transcript:

Company LOGO Final presentation Spring 2008/9 Performed by: Alexander PavlovDavid Domb Supervisor: Mony Orbach GPS/INS Computing System

Agenda 1. General overview 2. Our Project 4. Results GPS/INS Computing System 3. The Design 5. Summary

GPS/INS Computing System General overview “Even Noah got no salary for the first six months partly on account of the weather and partly because he was learning navigation.” Mark Twain

Theoretical Navigation Algorithm 0 Initialization 1 Particle Propagation 2 Particle Update & Normalization 3 State Estimation 4 Effective N calculation 5 D computation 6 Re-sampling 7 Regularization 8 Weight Re-computation GPS/INS Computing System  Developed in the “Technion” and Implements the tightly coupled INS/GPS navigation unit, with the particle filter.  The algorithm stages:

Project Goals Establishing the efficiency of the particle filter based, tightly coupled INS/GPS navigation unit realization. Designing an efficient real- time particle filter based, tightly coupled INS/GPS navigation unit. GPS/INS Computing System

GPS Computing System

General Our goal was to implement Particle Propagation and State Estimation stages. Both stages were required to function within 0.01 sec. GPS Computing System

Group Project Goals Implementation of Particle Propagation and State Estimation stages of algorithm Successful integration with other groups for evaluating the entire algorithm’s implementation. GPS/INS Computing System

Solution – Top design GPS/INS Computing System Weight vector Particles propagation unit State estimation unit Estimated State Vector [1..18] Estimated State Vector [1..18] xN Extended State Vector [1..18] Extended State Vector [1..18] Extended State Vector [1..18] Controller

Basic architecture 24Bit words data bus. FIFO-Like streaming interfaces ( Request + Empty / Full ) Controlled By Start/Finished activation mechanism Basic Streaming Block Basic Streaming Block Start Finished Control Input Path Output Path

Particle propagation unit GPS/INS Computing System clock reset start finish Particle Propagation Unit X[0..439] INS[0..287] X_OUT[0..439]

Particle propagation unit GPS/INS Computing System Propagation Unit 1 Propagation Unit 2 Propagation Unit 6 MUX (6 to 1) Propagation timing control

Single particle propagation data flow Format inputs to 48 bits Calculate trigonometric functions Latitude sin/cos Format trigonometric function output to 48 bits R_E, R_e, R_N calculation Denominator calculation d_longitude denominator d_latitude denominator Dividers d_longitude d_lattitude R_e Particle Propagation GPS Computing System Propagation flow control

Estimation unit GPS/INS Computing System clock reset New_Data_In Estimation_Ready Estimation Unit X[0..439] W[0..23] ESTIMATED_DATA [0..439]

Estimation unit GPS/INS Computing System W X Σ Estimated Data ×

GPS Computing System

Physical implementation GPS/INS Computing System  Physical implementation of entire design was unsuccessful due to lack of FPGA resources.  Therefore, only 1 of the 6 parallel “propagation unit” blocks was implemented.

Resources utilization GPS/INS Computing System Base design (Without our Logic) Base + Our design (Without trig Logic) Base + Full design (Including trig Logic)

Resources analysis GPS/INS Computing System  A design with 6 prop units will need approximately: 130K combinational ALUTs (85K available). 162K logic registers (85.2K available). 20M block memory bits (8.25M available) DSP blocks (896 available).  Possible FPGAs: Xilinx – Virtex6 / 7. Altera – Stratix 5 (possible).

Timing Analysis GPS/INS Computing System  The implemented design of 1 prop unit produced: Particle LATENCY – 97 clock cycles (from “start” to = 1uSec:

Timing Analysis GPS/INS Computing System  The implemented design of 1 prop unit produced: Throughput of 38 clock cycles (from “finish” to = 380nSec

Timing Analysis GPS/INS Computing System  The total time with the implemented design of 1 prop unit produced was 30,000 particles in 1,140, MHz clocks = 11.4mSec.  Note that the clock frequency of 100MHz was changed from the original plan of 30MHz, due to working with only one prop unit.

Accuracy results GPS/INS Computing System  We have encountered many problems while trying to test our results: The “Generic program” for 1 FPGA did not work correctly – we were unable to control the inputs to the design. The “Generic program” for 4 FPGAs did not work as anticipated with the SW data files: o The SW data input files were arranged not according to the “bits order” agreed upon. o The program’s data output files did not reflect the output values from our design correctly.

Accuracy results GPS/INS Computing System  We have made a manual accuracy check for one particle, by comparing the result as viewed with the “signal tap” tool to the SW result.  For the tested particle, we got a location result which was different from the SW result by %: SW RESULTOUR RESUL

GPS Computing System

Group’s goals achievement GPS/INS Computing System  Implementation of our design: PARTIAL - due to lack of FPGA resources.  Design testing and integration: PARTIAL - due to problems with the testing environments and no cooperation from other design teams (which finished their project).

Our conclusion GPS/INS Computing System In terms of possibility – it seems that it is possible to implement the “Propagation” and “Estimation” stages of the project, within the necessary timing requirements, on a better, more powerful FPGA (without changing the design) For integration with other projects, it is important to have the project’s teams present. Otherwise, it can’t be done efficiently.