CS-EE 481 Spring Founder’s Day, 2003 University of Portland School of Engineering A CMOS Phase Locked Loop Authors: Dan Booth Jared Hay Pat Keller Advisor: Dr. Peter Osterberg Industry Representative: Mr. Steve Kassel (Ret.), Intel Corp.

CS-EE 481 Spring Founder’s Day, 2003 University of Portland School of Engineering Agenda Introduction Dan Booth Background Dan Booth Methods Pat Keller Results Pat Keller Conclusions Jared Hay Demonstration Jared Hay

CS-EE 481 Spring Founder’s Day, 2003 University of Portland School of Engineering Introduction Special Thanks –Dr. Peter Osterberg –Mr. Steve Kassel –Dr. Wayne Lu –Ms. Sandra Ressel –MOSIS Educational Program

CS-EE 481 Spring Founder’s Day, 2003 University of Portland School of Engineering Introduction Project problem definition: –Synthesize kHz from a 1kHz reference Why frequency synthesis? –Frequency generator –Signal conditioning –Clock multiplication

CS-EE 481 Spring Founder’s Day, 2003 University of Portland School of Engineering Introduction Goals –Understanding of our Phase Locked Loop: Architecture Operation Applications

CS-EE 481 Spring Founder’s Day, 2003 University of Portland School of Engineering Background Phase Locked Loop Architecture Phase frequency detector Loop filter VCO Frequency Divider f in f out N Contro l CMOS Chip VCVC fdfd V error

CS-EE 481 Spring Founder’s Day, 2003 University of Portland School of Engineering Background What our PLL frequency synthesizer does: –Produces an output of kHz in 1kHz increments f in = 1kHz N = integers from 90 to 110 f out = N*f in = 90 – 110kHz Key functional specifications: –f in and f out are 0 to 5 volt digital signals –Lock range of 90 – 110kHz

CS-EE 481 Spring Founder’s Day, 2003 University of Portland School of Engineering Background Situation A: Frequencies are in phase - V C held constant Situation B: f in leads f d - V C increases Situation C: f d leads f in - V C decreases f in fdfd v error f in fdfd v error f in fdfd v error fdfd fdfd Phase Lock Feedback

CS-EE 481 Spring Founder’s Day, 2003 University of Portland School of Engineering Methods Phase I: Research of PLLs

CS-EE 481 Spring Founder’s Day, 2003 University of Portland School of Engineering Methods Phase II: Design of Chip B 2 Logic Simulations - Phase Frequency Detector - Frequency Divider Custom Design! TPR File - CMOS Chip Layout

CS-EE 481 Spring Founder’s Day, 2003 University of Portland School of Engineering Methods Phase III: Building Macromodel of Chip VCO configuration - set control voltage range, V C - set output frequency range Loop Filter - 2 nd order low pass filter - set pole and zero for stability

CS-EE 481 Spring Founder’s Day, 2003 University of Portland School of Engineering Methods Closing the feedback loop - Achieving lock User interface - N-Control switches - Seven-segment displays

CS-EE 481 Spring Founder’s Day, 2003 University of Portland School of Engineering Results Digital CMOS Chip –Frequency Divider –Phase Frequency Detector =

CS-EE 481 Spring Founder’s Day, 2003 University of Portland School of Engineering Results Off Chip Components –Loop Filter –Voltage Controlled Oscillator

CS-EE 481 Spring Founder’s Day, 2003 University of Portland School of Engineering Conclusions CMOS Chip works! Operation is stable Increased Performance –Output range: 51 – 127kHz Limited by V C range of 0-5 V

CS-EE 481 Spring Founder’s Day, 2003 University of Portland School of Engineering Conclusions Possible Improvements –Increase reference frequency accuracy Crystal oscillator Applications –Frequency generator –Signal conditioning –Clock multiplication

CS-EE 481 Spring Founder’s Day, 2003 University of Portland School of Engineering Demonstration Power up f out displayed on scope - f out is N times f in - Lock is achieved quickly

CS-EE 481 Spring Founder’s Day, 2003 University of Portland School of Engineering

CS-EE 481 Spring Founder’s Day, 2003 University of Portland School of Engineering

CS-EE 481 Spring Founder’s Day, 2003 University of Portland School of Engineering

CS-EE 481 Spring Founder’s Day, 2003 University of Portland School of Engineering

CS-EE 481 Spring Founder’s Day, 2003 University of Portland School of Engineering

CS-EE 481 Spring Founder’s Day, 2003 University of Portland School of Engineering

CS-EE 481 Spring Founder’s Day, 2003 University of Portland School of Engineering

CS-EE 481 Spring Founder’s Day, 2003 University of Portland School of Engineering

CS-EE 481 Spring Founder’s Day, 2003 University of Portland School of Engineering Questions?