ISUAL Mass Memory Robert Abiad. NCKU UCB Tohoku Mass Memory R. Abiad CDR 9-10 Jul 20012 Outline Description Requirements Interfaces Block Diagram Usage.

Slides:



Advertisements
Similar presentations
Computer Architecture
Advertisements

Chapter 5 Internal Memory
Computer Engineering II
Computer Organization and Architecture
LOGO.  Concept:  Is read-only memory.  Do not lose data when power is lost.  ROM memory is used to produce chips with integrated.
EKT 221 : DIGITAL 2. Today’s Outline  Dynamic RAM (DRAM)  DRAM Cell – The Hydraulic Analogy  DRAM Block Diagram  Types of DRAM.
Architectural Support for Operating Systems. Announcements Most office hours are finalized Assignments up every Wednesday, due next week CS 415 section.
Reliable Data Storage using Reed Solomon Code Supervised by: Isaschar (Zigi) Walter Performed by: Ilan Rosenfeld, Moshe Karl Spring 2004 Part A Final Presentation.
Midterm Tuesday October 23 Covers Chapters 3 through 6 - Buses, Clocks, Timing, Edge Triggering, Level Triggering - Cache Memory Systems - Internal Memory.
Chapter 5 Internal Memory
COMPUTER ARCHITECTURE & OPERATIONS I Instructor: Hao Ji.
CS1104-8Memory1 CS1104: Computer Organisation Lecture 8: Memory
Memory Technology “Non-so-random” Access Technology:
Input/Output. Input/Output Problems Wide variety of peripherals —Delivering different amounts of data —At different speeds —In different formats All slower.
ISUAL Long Functional Test H. Heetderks. TRR December, 20012NCKU UCB Tohoku ISUAL Long Functional Test Heetderks Basic DPU Function Verify Power on Reset.
ISUAL Sprite Imager Electronic Design Stewart Harris.
ISUAL Spectrophotometer Electronics C. Ingraham. 2NCKU UCB Tohoku CDR 9 July, 2001 Spectrophotometer Electronics C. Ingraham SP Electronics Functions.
ISUAL Instrument Software S. Geller. CDR July, 2001NCKU UCB Tohoku ISUAL Instrument Software S. Geller 2 Topics Presented Software Functions SOH Telemetry.
Address Decoding Memory/IO.
Chapter 5 Internal Memory. Semiconductor Memory Types.
Cypress Roadmap: Aerospace Memory
CPEN Digital System Design
I/O management is a major component of operating system design and operation Important aspect of computer operation I/O devices vary greatly Various methods.
SEQUENTIAL CIRCUITS Component Design and Use. Register with Parallel Load  Register: Group of Flip-Flops  Ex: D Flip-Flops  Holds a Word of Data 
NCKU UCB Tohoku ISUAL / ROCSAT-2 August 2001 Sprites observation by ISUAL on the ROCSAT-2 satellite J. L. Chern, R. R. Hsu, H. T. Su, A. B. Chen, and L.
Chapter 6: Internal Memory Computer Architecture Chapter 6 : Internal Memory Memory Processor Input/Output.
Moving Arrays -- 1 Completion of ideas needed for a general and complete program Final concepts needed for Final Review for Final – Loop efficiency.
Wang-110 D/MAPLD SEU Mitigation Techniques for Xilinx Virtex-II Pro FPGA Mandy M. Wang JPL R&TD Mobility Avionics.
PROJECT - ZYNQ Yakir Peretz Idan Homri Semester - winter 2014 Duration - one semester.
ISUAL Mass Memory Robert Abiad. NCKU UCB Tohoku Mass Memory R. Abiad IFR 5-7 Mar Outline Description Requirements Interfaces Block Diagram Usage.
C. Ingraham5-7 March 2001Data Processing Unit IFR1NCKU UCB Tohoku ISUAL Data Processing Unit (DPU) C. Ingraham.
Computer Architecture Lecture 32 Fasih ur Rehman.
ROCSAT-2 Current Status of ISUAL Project Yeou-Shin Chang of NSPO Jyh-Long Chern of NCKU Henry Heetderks of UCB October 3, 2001.
ISUAL HIGH VOLTAGE SUPPLIES P.BERG. CDR 9 JULY 20012NCKU UCB Tohoku High Voltage Supplies P. Berg HIGH VOLTAGE P0WER SYSTEM OVERVIEW HIGH VOLTAGE IS REQUIRED.
ISUAL Sprite Imager Interface and Status Review Stewart Harris.
CPS3340 COMPUTER ARCHITECTURE Fall Semester, /3/2013 Lecture 9: Memory Unit Instructor: Ashraf Yaseen DEPARTMENT OF MATH & COMPUTER SCIENCE CENTRAL.
ISUAL Data Formats & Science Data Processing S. Geller.
SDR 7 Jun Associated Electronics Package (AEP) Curtis Ingraham.
NCKU UCB Tohoku GSE Software, T.T. Wang 1 Ground Support Equipment(GSE) Software Tzu-Te Wang.
AEP Mechanical and Power System H. Heetderks. CDR July, 2001NCKU UCB Tohoku AEP Mechanical and Power System H. Heetderks 2 AEP Mechanical Design System.
Overview von Neumann Architecture Computer component Computer function
Semiconductor Memory Types
Input/Output Problems Wide variety of peripherals —Delivering different amounts of data —At different speeds —In different formats All slower than CPU.
Digital Circuits Introduction Memory information storage a collection of cells store binary information RAM – Random-Access Memory read operation.
ROCSAT-2 Current Status of ISUAL Project Jyh-Long Chern of NCKU Yukihiro Takahashi of Tohoku University Henry Heetderks of UCB February 28, 2002.
1 Memory Hierarchy (I). 2 Outline Random-Access Memory (RAM) Nonvolatile Memory Disk Storage Suggested Reading: 6.1.
4/27/ T7C - DCM Software Interface ISUAL DPU-to-DCM Interface and Protocol 8644-T7C Rev Description Date A Initial release 20-Feb-2001 SG B MMCB.
THEMIS Instrument PDR 1 UCB, October 15-16, 2003 ESA & SST (ETC) Interface Board Preliminary Design Review Robert Abiad University of California - Berkeley.
ISUAL System Design H. Heetderks. PDR 31 August 2000NCKU UCB Tohoku ISUAL System Design H. Heetderks 2 ISUAL Operations Overview.
THEMIS CDR 1 UCB, June 16, 2004 ESA & SST (ETC) Interface Board Critical Design Review Robert Abiad University of California - Berkeley.
THEMIS Instrument CDR 1 UCB, April 20, 2004 ESA & SST (ETC) Interface Board Critical Design Review Robert Abiad University of California - Berkeley.
5-1 ECE 424 Design of Microprocessor-Based Systems Haibo Wang ECE Department Southern Illinois University Carbondale, IL
The World Leader in High Performance Signal Processing Solutions SD/SDIO Introduction Cliff Cai.
Readout controller Block Diagram S. Hansen - CD-1 Lehman Review1 VXO Ø Det Links to 24 SiPM Front End Boards Clock Event Data USB ARM uC A D Rd Wrt 100Mbit.
NCKU_UCB_TohokuISUAL-IFR : DCM (version 2.0) July 9, 2001Tong-Long Fu 1 Data Compression Module ( DCM ) Tong-Long Fu Laboratory of RF-MW Photonics, Department.
ISUAL System Design Summary H. Heetderks / S. Harris.
Class Exercise 1B.
ISUAL Imager Stewart Harris.
ISUAL Associated Electronics Package
Computer Architecture & Operations I
William Stallings Computer Organization and Architecture 7th Edition
Chapter 3 The Data Link Layer.
Multistep Processing of a User Program
So far… Text RO …. printf() RW link printf Linking, loading
Moving Arrays -- 1 Completion of ideas needed for a general and complete program Final concepts needed for Final Review for Final – Loop efficiency.
Chapter 4: MEMORY.
Presentation transcript:

ISUAL Mass Memory Robert Abiad

NCKU UCB Tohoku Mass Memory R. Abiad CDR 9-10 Jul Outline Description Requirements Interfaces Block Diagram Usage Scheme Parts Development Status

NCKU UCB Tohoku Mass Memory R. Abiad CDR 9-10 Jul Description 2.6 GBit organized as 64 M x 40 bits 32 bit data word 7 bit Error Correction Code per word corrects all single bit errors and detects all double bit and some multiple bit errors. Base device is Samsung K4S560832A-TL1H 256 Mbit base device organized as 32M x 8bits.

NCKU UCB Tohoku Mass Memory R. Abiad CDR 9-10 Jul Requirements Store data from Imager at 8M pixels/s data rate Store data from Array Photometer at 20k samples/s x 32 channels/sample = 640k channels/s Store data from Spectrophotometer at 10k samples/s x 6 channels/sample = 60k channels/s Read telemetry data at 1.6 Mb/s Allow read/write from DPU Allow read/write from DCM

NCKU UCB Tohoku Mass Memory R. Abiad CDR 9-10 Jul Mass Memory Interfaces Imager IDC/ Mass Memory DPU 12 DATA SP AP CLK STB DATA-1 CLK STB DATA-2 DATA CMD0 CMD1 CLK DCM 32 2 DATA 26ADDR MBUSY 2 2 Telemetry CLK DATA RTS CTS R/W ACQUIRE 2

NCKU UCB Tohoku Mass Memory R. Abiad CDR 9-10 Jul Priorities Imager Memory Refresh Telemetry Array Photometer Fast Spectrophotometer Slow Spectrophotometer DPU DCM

NCKU UCB Tohoku Mass Memory R. Abiad CDR 9-10 Jul Mass Memory Block Diagram 32MB SDRAM Level Shift Level Shift Data Interface Address Interface Imager AP SP DPU DCM TLM

NCKU UCB Tohoku Mass Memory R. Abiad CDR 9-10 Jul Usage Scheme Circular buffers Fill on trigger –M Pretrigger –N Posttrigger Buffer switch Buffer Allocation Trigger M N AA Buffer Allocation B

NCKU UCB Tohoku Mass Memory R. Abiad CDR 9-10 Jul SAMSUNG SDRAM Latch up immune up to 82 MeV/(mg/cm²) Radiation hardened to kRad total dose Radiation study done by Innovative Concepts, Inc. –No total dose issues –SEU rate of ~100 events/day –Uncorrectable error rate of ~4/day

NCKU UCB Tohoku Mass Memory R. Abiad CDR 9-10 Jul Development Status Engineering unit designed and built Actel 85% done Board powered up Currently debugging First tests to be done with DPU Interface tests planned with Imager and DCM

NCKU UCB Tohoku Mass Memory R. Abiad CDR 9-10 Jul Schematics Page 1

NCKU UCB Tohoku Mass Memory R. Abiad CDR 9-10 Jul Schematics Page 2

NCKU UCB Tohoku Mass Memory R. Abiad CDR 9-10 Jul Schematics Page 3

NCKU UCB Tohoku Mass Memory R. Abiad CDR 9-10 Jul Schematics Page 4