 Save power  Scale down power rail  Ensure Reliability  Issues with variation  Issues with timing  Identify and Replace  Use custom cell  Use.

Slides:



Advertisements
Similar presentations
Little Used, but Powerful Features with GP Cathy Fregelette, CPA, PMP Practice Manager BroadPoint Technologies September 20, 2012.
Advertisements

ECE 3130 – Digital Electronics and Design
Performing Financial What-If Analyses You have a.
Verilog XL Tutorial By Greg Edmiston Scott McClure August 2004.
1 COMP541 More on State Machines and Video Scanout Montek Singh Feb 13, 2007.
LNA Simulation Tutorial
A Robust, Fast Pulsed Flip- Flop Design By: Arunprasad Venkatraman Rajesh Garg Sunil Khatri Department of Electrical and Computer Engineering, Texas A.
Leveraging Software to Enhance Timing Analysis for Actel RTAX-S Devices Johnny Chung Corporate Applications Engineering Actel Corporation MAPLD 2005.
1 After completing this lesson, you will be able to: Add a header and footer to a worksheet. Change margins and center a worksheet. Change the orientation.
Touch Typing Lesson #15 The COMMA and ? Keys  Open the Typing Lesson Template file from the Public Folder  Replace the header with your information 
Project 2: Cadence Help Fall 2005 EE 141 Ke Lu. Design Phase Estimate delay using stage effort. Example: 8 bit ripple adder driving a final load of 16.
Simulation of Created Design Documentation on the simulation process of a basic injector-separation channel model design.
SIMULINK Dr. Samir Al-Amer. SIMULINK SIMULINK is a power simulation program that comes with MATLAB Used to simulate wide range of dynamical systems To.
Customizing Outlook. Forms Window in which you enter and view information in Outlook Outlook Form Designer The environment in which you create and customize.
A Visual Introduction to PC SAS. Start SAS by double-clicking on the SAS icon...
SAP Business Warehouse
Cadence Tutorial -- Presented by Chaitanya Emmela VLSI Research Group CACS.
Mehdi Sadi, Italo Armenti Design of a Near Threshold Low Power DLL for Multiphase Clock Generation and Frequency Multiplication.
Mentor Tools tutorial Bold Browser Design Manager Design Architect Library Components Quicksim Creating and Compiling the VHDL Model.
Simulink ® Interface Course 13 Active-HDL Interfaces.
FireRMS NEMSIS (Part 2) Presented by Laura Small FireRMS Quality Assurance.
Scalable Game Development William Roberts Senior Game Engineer
Intro to MicroControllers : Stellaris Launchpad Class 4: PCB Schematic Design & Board Layout.
Compiled Matlab on Condor: a recipe 30 th October 2007 Clare Giacomantonio.
Python – Part 1 Python Programming Language 1. What is Python? High-level language Interpreted – easy to test and use interactively Object-oriented Open-source.
Canvas Class- Save An Assignment Spring 2014 By- PCI Librarian.
STEP 1: Accessing the Random Number function -Open your spreadsheet with the universe of facilities (If your list is in word, just cut and paste the list.
Tanner Tools Tutorial S-Edit v13.0 Tutorial.
정 용 군 ( 전자공학과 대학원 ) 대상 : VLSI 설계 연구회 1,2,3 학년 기간 : ~ Synopsys Tool 교육 Synopsys 교육 1.
Synopsys Custom Designer Tutorial for a chip integration using the University of Utah Standard Cell Libraries In ON Semiconductor 0.5u C5 CMOS Version.
VPL basic – data and variables Young Joon Kim MSRDS First Beginner Course – STEP6.
How to Run a Scenario In HP LoadRunner >>>>>>>>>>>>>>>>>>>>>>
Cadence tools Brandon Rumberg.
Registers Page 1. Page 2 What is a Register?  A Register is a collection of flip-flops with some common function or characteristic  Control signals.
Objectives Understand the design environment and flow
© 2006 Cisco Systems, Inc. All rights reserved.1.
The Report Generator Viewing Student Outcomes. Install the Report Generator In a browser, go to Click.
Refraction Statics Bryce Hutchinson Sumit Verma. 3D Statics display 1. Click this button on the right side of the statics window to open a 3D statics.
] COREY PEARSON [ ASUG INSTALLATION MEMBER MEMBER SINCE: 2008 CHAVONE JACOBS [ ASUG INSTALLATION MEMBER MEMBER SINCE: 2003 ALLAN FISHER [ ASUG INSTALLATION.
Sequencing The most simple type of program uses sequencing, a set of instructions carried out one after another. Start End Display “Computer” Display “Science”
Modeling of Power Converters using Matlab and Simulink
LECTURE IV MODELSIM. Go to the link listed below for a demonstration of how to begin working with Modelsim. The video shows you how to write a Verilog.
Patricia Gonzalez Divya Akella VLSI Class Project.
L 05 29Jan021 EE Semiconductor Electronics Design Project Spring Lecture 05 Professor Ronald L. Carter
Access to Destiny John A. Ferguson Senior High Information Center Lissette Alvarez.
® IBM Software Group © 2006 IBM Corporation Rational Asset Manager v7.2 Using Scripting Tutorial for using command line and scripting using Ant Tasks Carlos.
12006 MAPLD International ConferenceSpaceWire 101 Seminar Data Strobe (DS) Encoding Sam Stratton 2006 MAPLD International Conference.
Remcom Inc. 315 S. Allen St., Suite 416  State College, PA  USA Tel:  Fax:   ©
Automated Control Systems, 8/E by Benjamin C. Kuo and Farid Golnaraghi Copyright © 2003 John Wiley & Sons. Inc. All rights reserved. Figure 3-1 (p. 44)
Serpentine Channel Demonstration Documentation on the setup and simulation of a complete basic injector-separation channel model design.
Written by Whitney J. Wadlow
Nov.6 th 1 Multimedia Lab..  Schematic Editor For MyAnalog 실행 ◦ MyCAD Pro 2007 > Schematic Editor For MyAnalog 2 Multimedia Lab.
1 EE 382M VLSI 1 EE 360R Computer-Aided Integrated Circuit Design Lab 1 Demo Fall 2011 Whitney J. Wadlow.
Bulk Loading Documents* into Windchill
Designing a Low Power SRAM for PICo
Fast retrigger path What threshold level we need for the fast trigger path?
Written by Whitney J. Wadlow
Bulk Loading Documents* into Windchill
Ring Oscillator Clocks and Margins
Cadence Tips & Tricks Alicia KLINEFELTER ECE 3663, Spring 2013.
SCALES TOOL KIT ITEM 1 ITEM 2
Exploring the Power of EPDM Tasks - Working with and Developing Tasks in EPDM By: Marc Young XLM Solutions
Pipeline Principle A non-pipelined system of combination circuits (A, B, C) that computation requires total of 300 picoseconds. Comb. logic.
Exponential and Logarithmic Forms
Job Application Monitoring (JAM)
Process Exchange Transactions Activity
EE382M VLSI 1 LAB 1 DEMO FALL 2018.
9 December 2011 CPPM- P.Pangaud HV2FEI4 simulations CPPM P.Pangaud.
Clip & Convert to ASCII Program Kelly Knapp Spring 2010
MOS-AK Chengdu Compact Modeling Workshop, June 21-22, 2019
Presentation transcript:

 Save power  Scale down power rail  Ensure Reliability  Issues with variation  Issues with timing  Identify and Replace  Use custom cell  Use different cell from library

TOOL FLOWFUNCTION  Uses Perl to open path and write celllist.lst  Skill and Perl work together to generate schematic with all cells  Start Cadence and collect info with log file

TOOL FLOWFUNCTION  Skill Creates secondary library of cells for testing  Big ocean created with Perl which contains test information for each cell  Ocean runs and creates individual results  Perl script checks outputs

The figure below displays a typical testing setup for a cell from the ST 120 library. Another thought to keep in mind is the timing of the waveforms of the inputs.

Want a process TT (typical N&P) to sit on the balanced process line These effects are amplified due to the exponential dependence on current in sub- threshold SF corner is a worst case scenario in P-Strong (left box) FS corner is the worst case scenario in N-Strong (right box)

ST MICRO 90 (715 CELLS) Includes D FF’s & D latches Tested at Tmin = 2 uSec Vdd FF TT SS FS SF ST MICRO 120 (698 CELLS) Includes D FF’s & D latches Tested at Tmin = 2 uSec Vdd FF TT SS FS SF

ST MICRO 90 (715 CELLS) Not Including D FF’s & D latches Tested at Tmin = 2 uSec Vdd FF TT SS FS SF ST MICRO 120 (698 CELLS) Not Including D FF’s & D latches Tested at Tmin = 2 uSec Vdd FF TT SS FS SF