By: Uriel Barron Matan Schlanger Supervisor: Mony Orbach Mid-Semester Review Spring 2014.

Slides:



Advertisements
Similar presentations
Basic Electronics Ninth Edition Grob Schultz
Advertisements

The group is developing readout electronics for initial use with the prototype test-stand at Fermilab. This work will contribute towards the design and.
1 500cm 83cm 248cm TPC DETECTOR 88us 1MIP = 4.8 fC = 3 x10 4 e Dynamic : 30 MIP S / N = 30:1 1MIP = 4.8 fC = 3 x10 4 e Dynamic : 30 MIP S / N = 30:1 LATERAL.
Digital to Analog and Analog to Digital Conversion
Specific requirements for analog electronics of a high counting rate TRD Vasile Catanescu NIHAM - Bucharest CBM 10th Collaboration Meeting Sept 25 – 28,
S 1 Summer Student Sessions 13 August 2008 Chew Soo Hoon University Of Malaya, Malaysia Jan Stark LPSC, Grenoble, France
A scalable DAQ system using the DRS4 sampling chip H.Friederich 1, G.Davatz 1, U.Hartmann 2, A.Howard 1, H.Meyer 1, D.Murer 1, S.Ritt 2, N.Schlumpf 2 1.
The Mica Sensing Platform Alec Woo Jan 15th, 2002 NEST Retreat.
Development of novel R/O electronics for LAr detectors Max Hess Controller ADC Data Reduction Ethernet 10/100Mbit Host Detector typical block.
Laser Tracking System (LTS) Son Nguyen Jassim Alshamali Aja ArmstrongMatt Aamold.
ECAL electronics Guido Haefeli, Lausanne PEBS meeting 10.Jan
Fast Waveform Digitizing in Radiation Detection using Switched Capacitor Arrays Stefan Ritt Paul Scherrer Institute, Switzerland.
Miriam Pekar Alex Liberchuk Supervisors: Dr. Alexander Fish Mr. Arthur Spivak 10/2011 P
Phase-Locked Loop Design S emiconducto r S imulation L aboratory Phase-locked loops: Building blocks in receivers and other communication electronics Main.
Performance test of STS demonstrators Anton Lymanets 15 th CBM collaboration meeting, April 12 th, 2010.
Zero Crossing Detector
ECAL FEE and DAQ Yury Gilitsky IHEP. PHENIX EMCAL PERFORMANCE.
1 ELE5 COMMUNICATIONS SYSTEMS REVISION NOTES. 2 Generalised System.
Casper 2010Marc Torres Part 2: Building blocks for the next generation.
Australian Astronomy MNRF Development of Monolithic Microwave Integrated Circuits (MMIC) ATCA Broadband Backend (CABB)
Final Presentation Winter Final Presentation Winter Students Naftali Weiss Nadav Melke Instructor Mony Orbach Duration Single Semester.
The DRS2 Chip: A 4.5 GHz Waveform Digitizing Chip for the MEG Experiment Stefan Ritt Paul Scherrer Institute, Switzerland.
By: Uriel Barron Matan Schlanger Supervisor: Mony Orbach Final Review March 2015.
© 2014 IBM Corporation IBM Research - Zurich VCSEL based Radio-over-Fiber Links for Radio Astronomy Jonas Weiss, IBM Zurich Research Lab, Switzerland.
March 9, 2005 HBD CDR Review 1 HBD Electronics Preamp/cable driver on the detector. –Specification –Schematics –Test result Rest of the electronics chain.
BI day /12/00 1 PIPOS Project (TT2 & TT10) (Beam performances) G. Vismara  Present situation  Proposals  Beam parameters  Technical solution.
Collimator BPM electronics – Results from the lab, SPS and LHC
Domino Ring Sampler (DRS) Readout Shift Register
BEPCII Transverse Feedback System Yue Junhui Beam Instrumentation Group IHEP , Beijing.
Channel capacity A very important consideration in data communications is how fast we can send data, in bits per second, over a channel.
1 st semester 1436/  When a signal is transmitted over a communication channel, it is subjected to different types of impairments because of imperfect.
BeamCal Electronics Status FCAL Collaboration Meeting LAL-Orsay, October 5 th, 2007 Gunther Haller, Dietrich Freytag, Martin Breidenbach and Angel Abusleme.
LC Power Distribution & Pulsing Workshop, May 2011 Super-ALTRO Demonstrator Test Results LC Power Distribution & Pulsing Workshop, May nd November.
1 19 th January 2009 M. Mager - L. Musa Charge Readout Chip Development & System Level Considerations.
M. TWEPP071 MAPS read-out electronics for Vertex Detectors (ILC) A low power and low signal 4 bit 50 MS/s double sampling pipelined ADC M.
1 System analysis of WDM optically-assisted ADC Payam Rabiei and A. F. J. Levi The University of Southern California University Park, DRB 118 Los Angeles,
G.F. Tassielli - SuperB Workshop XI LNF1/11 02/12/2009 Status report on CLUster COUnting activities G. F. Tassielli on behalf of CLUCOU group SuperB Workshop.
1 Projectile Spectator Detector: Status and Plans A.Ivashkin (INR, Moscow) PSD performance in Be run. Problems and drawbacks. Future steps.
By. Jadhav Avinash J Roll no - 2K13E11. Reference: Hewlett Packard Agilent Technology Wikipedia GwINSTEK.
Analog Front End For outer Layers of SVT (L.4 & L.5) Team:Luca BombelliPost Doc. Bayan NasriPh.D. Student Paolo TrigilioMaster student Carlo FioriniProfessor.
Digitization at Feed Through R&D (2) Digitizer Performance Evaluation Student: John Odeghe ; SC State, Fermi Lab Intern Supervisor: JinYuan Wu; Fermi Lab.
Sampling. Introduction  Sampling refers to the process of converting a continuous, analog signal to discrete digital numbers.
Bergische Universität Wuppertal Jan Auffenberg et al. Rome, Arena ARENA 2008 A radio air shower detector to extend IceCube ● Three component air.
H.Ohoka, H.Kubo, M.Aono, Y.Awane, A.Bamba, R.Enomoto, D.Fink, S.Gunji, R.Hagiwara, M.Hayashida, M.Ikeno, S.Kabuki, H.Katagiri, K.Kodani, Y.Konno, S.Koyama,
Enhancement Presentation Carlos Abellan Barcelona September, 9th 2009.
ASICs1 Drain Current Digitizer Chip (DCD) Status and Future Plans.
DCH FEE STATUS Level 1 Triggered Data Flow FEE Implementation &
Digital Down Converter (DDC)
2840 Junction Ave, San Jose, CA 95134, USA
A General Purpose Charge Readout Chip for TPC Applications
Charge sensitive amplifier
PART II Physical Layer.
Analog FE circuitry simulation
Feedback No feedback : Open loop (used in comparators)
96-channel, 10-bit, 20 MSPS ADC board with Gb Ethernet optical output
R&D activity dedicated to the VFE of the Si-W Ecal
KRB proposal (Read Board of Kyiv group)
HDO4000 /HDO4000-MS Series Manufacturers Test Equipment Components
Ongoing R&D in Orsay/Saclay on ps time measurement: a USB-powered 2-channel 3.2GS/s 12-bit digitizer D.Breton (LAL Orsay), E.Delagnes (CEA/IRFU) Séminaire.
Calorimeter Upgrade Meeting
A Fast Binary Front - End using a Novel Current-Mode Technique
VELO readout On detector electronics Off detector electronics to DAQ
Phase-Locked Loop Design
MCP Electronics Time resolution, costs
Status of the CARIOCA project
Eric oberla Herve grabas
Stefan Ritt Paul Scherrer Institute, Switzerland
Presented by T. Suomijärvi
TOF read-out for high resolution timing
Presentation transcript:

By: Uriel Barron Matan Schlanger Supervisor: Mony Orbach Mid-Semester Review Spring 2014

 Large Neutrino detector at the South Pole  A collaboration of 11 universities worldwide  Detection of short, extremely weak RF pulses over an area of 100km 2

 High Bandwidth (~850 MHz), rare (once every few months) and short (~2 ns) pulses  Strong price sensitivity – 37 stations, high frequency samplers cost thousands of dollars  Power consumption requirements (~2W)– limited power at the South Pole  Sample 4 channels with one board

 Design and simulate a cheap sampler for high frequency short pulses, with low power consumption  Design will include BOM, electronic schematics, layers design and Gerber files

 Using a DRS4 Domino Wave Circuit to quickly save analogously ~2000 sample.  Instead of continuous high-frequency sampling, using regular ADCs  All components are on-shelf and significantly cheaper than high-frequency samplers.

 Bandwidth of at least 850MHz  Gain of about ~5  Power Consumption smaller then 900mW for all 4 channels together  Based on on-shelf components

 We decided to use TI THS4303 amplifier  The amplifier has a constant gain of 10, so with trimmers we can change the actual gain using voltage divider  The amplifier has a BW of 1.4GHz  Each channel’s power consumption is ~220mW

 Using the domino effect to save analog high- frequency signals, and later digitize them slowly  Contains 8 channels, each channel can save up to 1024 samples  Supports cascading of channels  We’ll be using Full Readout mode