Real-Time DSP MCSPU Controller. Hardware Bittware “Hammerhead” SHARC board (1) Bittware “Reef” boards (with FPGA) (2) General Standards ADADIO (2) General.

Slides:



Advertisements
Similar presentations
Principles of I/O Hardware I/O Devices Block devices, Character devices, Others Speed Device Controllers Separation of electronic from mechanical components.
Advertisements

Sundanc e High-tech DSP solutions. Giving you the freedom to design Multiprocessor Technology Ltd SOFTWARE UTILITY TOOLS.
Wavefront Correction SystemWavefront Correction System Hardware and Software.
Microcomputer Systems 1
Using an FPGA to Control the Protection of National Security and Sailor Lives at Sea Brenda G. Martinez, Undergraduate Student K.L. Butler-Purry, Ph.D.,
The Serial Communication Interface (SCI) Chapter 11.
Architectural Support for Operating Systems. Announcements Most office hours are finalized Assignments up every Wednesday, due next week CS 415 section.
Kabuki 2800 Critical Design Review 19 October 2006.
1 Color Discriminating Tracking System Lloyd Rochester Sam Duncan Ben Schulz Fernando Valentiner.
11 November 2003ATLAS MROD Design Review1 The MROD The Read Out Driver for the ATLAS MDT Muon Precision Chambers Marcello Barisonzi, Henk Boterenbrood,
Super IO Ross Glashan James Wnorowski : The Handyboard ● Created by Fred Martin (Media Lab) in 1995 ● 2MHz 68HC K RAM ● 6 Motors, 6 Servos.
Elliot Buller Luke Ciavonne Mehdi Mehrpartou Advisor: Dr. Steven Reising.
Lecture 7 Lecture 7: Hardware/Software Systems on the XUP Board ECE 412: Microcomputer Laboratory.
System Architecture A Reconfigurable and Programmable Gigabit Network Interface Card Jeff Shafer, Hyong-Youb Kim, Paul Willmann, Dr. Scott Rixner Rice.
Booster Cogging Teststand Progress Update Kiyomi Seiya, Alex Waller, Craig Drennan August 22, 2012.
Linux-MVME Targets Using Motorola Board Support
Getting Started With DSP A. What is DSP? B. Which TI DSP do I use? Highest performance C6000 Most power efficient C5000 Control optimized C2000 TMS320C6000™
WormCraft Tianyi Zhang tz2210 Ning Li nl2447 Yuxuan Zhang yz2580 Ziwei Zhang zz2282.
The World Leader in High Performance Signal Processing Solutions Low Cost JTAG Emulator for Blackfin® Processors.
NET+OS 6.1 Training. BSP NET+OS 6.1 BSP Initialization Memory map New features Debugging Porting Issues.
LBT AO meeting – Arcetri, February 2005LBT AO Real-Time SW LBT AO Real Time Software Roberto Biasi, Mario Andrighettoni, Dietrich Pescoller Microgate S.r.l.
BittWare Overview March 2007.
AMCOM MK66 Final Presentation Filiz Genca Ashley Devoto Jeff Kohlhoff Matt Galante Jason Newquist Adrian Lauf Shannon Stonemetz Shannon Stonemetz.
המעבדה למערכות ספרתיות מהירות High speed digital systems laboratory הטכניון - מכון טכנולוגי לישראל הפקולטה להנדסת חשמל Technion - Israel institute of technology.
September 22, 2005 ESF Workshop-Perugia 1 Virgo Control Electronic upgrade Annecy/Pisa/EGO B.Mours.
ECE 493T9 Real Time Embedded System Tutorial Set 3 June 10, Spring 2008.
2012/03/06 匡建慈. goals  To build a multi-core platform with Hadoop environment.  Hardware architecture  What is Hadoop ?  What to do and what we have.
EPICS Developments at the Australian Synchrotron DSP EPICS driver for the General Standards 16AIO analog card EPICS driver for the Galil range of motor.
RiceNIC: A Reconfigurable and Programmable Gigabit Network Interface Card Jeff Shafer, Dr. Scott Rixner Rice Computer Architecture:
LBT Q Eng/SW Review ROT - Rotators. 4-Apr-2008LBT Q Eng/SW Review Highlights First BG rotator installed First BG rotator installed BG cable.
1Auger - North / October 2005 J-M.Brunet, S.Colonges, B.Courty, Y.Desplanches, L.Guglielmi, G.Tristram APC Laboratory – CNRS / IN2P3.
Design and Performance of a PCI Interface with four 2 Gbit/s Serial Optical Links Stefan Haas, Markus Joos CERN Wieslaw Iwanski Henryk Niewodnicznski Institute.
Zheqiao Geng 6/5/2012 Plan for Evaluating LLRF Deployment Solution at LCLS-II.
The Performance of Micro-Kernel- Based Systems H. Haertig, M. Hohmuth, J. Liedtke, S. Schoenberg, J. Wolter Presentation by: Seungweon Park.
NIOS II Ethernet Communication Final Presentation
Support Across The Board ™ Visual DSP Kernel (VDK)
Sep. 17, 2002BESIII Review Meeting BESIII DAQ System BESIII Review Meeting IHEP · Beijing · China Sep , 2002.
Serial Communication Analyzer Company Name: Digital laboratory Presenter Name: Igal Kogan Alexander Rekhelis Instructor: Hen Broodney Semester:Winter/Spring.
Flamewheel UAV EEL4665 Intelligent Machine Design Lab Fall 2012 Matt Thompson.
UClinux console (HyperTerminal) Memec V2MB1000 prototyping board running uClinux on embedded Xilinx® MicroBlaze™ processor Development system with Xilinx.
The Performance of Micro-Kernel- Based Systems H. Haertig, M. Hohmuth, J. Liedtke, S. Schoenberg, J. Wolter Presentation by: Tim Hamilton.
Damper board (redux) SHARC overview Bill A. May 17, 2004.
1 FESA architecture v.1.0 Framework Configuration & Data-entry Tool 5 th December 2003.
Implementation of Embedded OS Lab3 Porting μC/OS-II.
LBT Q Engineering/Software Review ROTRotators.
ECE 354 Copyright C Andras Moritz, S. Kundu Big Picture for Lab 5.
13-1 MAVEN PFP ICDR, May 23 – 25, 2011 Particles and Fields Package Critical Design Review May , 2011 GSE Timothy Quinn.
Hardware/Software Co-Verification with RTOS Application Code Michael Bradley, Mentor Graphics Kainian Xie, Hyperchip Inc.
Copyright © Avnet, Inc., Analog Devices, Inc. All rights reserved. Available Blackfin Resources Blackfin Home Page: –
THEMIS Instrument CDR 1 UCB, April 20, 2004 ESA & SST (ETC) Interface Board Critical Design Review Robert Abiad University of California - Berkeley.
LECC2004 BostonMatthias Müller The final design of the ATLAS Trigger/DAQ Readout-Buffer Input (ROBIN) Device B. Gorini, M. Joos, J. Petersen, S. Stancu,
Corflow Online Tutorial Eric Chung
Experimental Software Engineering Course for Training Practitioners in Embedded Real-Time Systems Real-Time Systems LAB, School of Electronic Engineering,
ARM Embedded Systems
Hands On SoC FPGA Design
Chapter 10 Input/Output Organization
Design Your Own Android App
VDK Concepts and Features How to Create a Project with VDK support
Evolution of S-LINK to PCI interfaces
CS703 - Advanced Operating Systems
Microcomputer Systems 1
Microcomputer Systems 1
The Read Out Driver for the ATLAS Muon Precision Chambers
Using FPGAs with Processors in YOUR Designs
Getting Started with Programmable Logic
I/O Systems I/O Hardware Application I/O Interface
VDK Concepts and Features How to Create a Project with VDK support
VDK Concepts and Features How to Create a Project with VDK support
Chapter 13: I/O Systems.
NS Training Hardware.
Presentation transcript:

Real-Time DSP MCSPU Controller

Hardware Bittware “Hammerhead” SHARC board (1) Bittware “Reef” boards (with FPGA) (2) General Standards ADADIO (2) General Standards 16AI64 (2) Symmetricom BC635 time processor (1) SBS CT9 CompactPCI system board (1)

Software CentOS 4.3 Linux Bittware DSP21K Toolkit Bittware/Jungo Linux device driver Analog Devices VisualDSP++ IDE/Toolkit Linux DSP Interface Library DSP controller binaries

DSP Layout

DSP per Axis View

RT Loop Keyed on 4kHZ FPGA interrupt Encoders from FPGA to “Mother” Main axis encoders from ADADIO via PLX9080 bridge Time from GPS Interpolator interrupt Servo interrupt Telemetry

Linux Interface Bittware driver on mountain, pending Bittware HIL primitives used for LBT DSP library libdsp.so from MCS control program “Mother” is main DSP per-axis read() and write() with SPCI or DMA

Linux Interface cont… Serialization in Linux Access is asynchronous to/from DSP Not deterministic and not realtime

Telemetry DMA into physical Linux pages Linux headers uses DSP headers Telemetry written from DSP to Linux (~4x faster) Interrupt thread disposes of telemetry data

DSP Debugging diag21k and DSP load map VisualDSP++ simulator Telemetry in /mnt/nfs, archive in /mnt/nfs- archive