Modeling with Parallel DEVS Serialization in DEVS models Select function Implicit serialization of parallel models E-DEVS: internal transition first,

Slides:



Advertisements
Similar presentations
Eugene Syriani * † Hans Vangheluwe * ‡ Amr Al Mallah * † * ‡ Tuscaloosa, AL Montreal, Canada Antwerp, Belgium.
Advertisements

Review DEVS Formalism  Discrete-Event formalism: time advances using a continuous time base.  Basic models that can be coupled to build complex simulations.
Extended DEVSML as a Model Transformation Intermediary to Make UML Diagrams Executable Jianpeng Hu Dept. of Computer Science and Engineering Shanghai Jiao.
1 Chapter 1 Why Parallel Computing? An Introduction to Parallel Programming Peter Pacheco.
Development of Parallel Simulator for Wireless WCDMA Network Hong Zhang Communication lab of HUT.
© Yilmaz “Introduction to DEVS” 1 Introduction to Model Conceptualization and Design Dr. Levent Yilmaz M&SNet: Auburn M&S Laboratory Computer.
Parallel Simulation System Victor V. Okol’nishnikov Institute of Computational Mathematics and Mathematical Geophysics of SB RAS.
Parallel and Distributed Simulation Object-Oriented Simulation.
DEVS and DEVS Model Dr. Feng Gu. Cellular automata with fitness.
1 © Prentice Hall, 2002 The Client/Server Database Environment.
Review. A_DA_A Ball_A Ball_B player_A B_DB_A Ball_B Ball_A player_B Ball_A Ball_B A_A, B_DA_D, B_A Ball_A Ball_B CFSM Player_A  : X  S  S X A = {Ball_A}
Parallel Processing LAB NO 1.
MBA 664 Database Management Systems Dave Salisbury ( )
LIGO-G Z 8 June 2001L.S.Finn/LDAS Camp1 How to think about parallel programming.
 What is an operating system? What is an operating system?  Where does the OS fit in? Where does the OS fit in?  Services provided by an OS Services.
Computer Architecture
The Pipeline Processing Framework LSST Applications Meeting IPAC Feb. 19, 2008 Raymond Plante National Center for Supercomputing Applications.
DEVS Namespace for Interoperable DEVS/SOA
CHAPTER 3 TOP LEVEL VIEW OF COMPUTER FUNCTION AND INTERCONNECTION
Discrete Event Modeling and Simulation of Distributed Architectures using the DSSV Methodology E. de Gentili, F. Bernardi, J.F. Santucci University Pascal.
Develop DEVS Models Using DEVSJAVA Dr. Feng Gu. DEVS atomic model Elements of an atomic model input events output events state variables state transition.
GraphLab: how I understood it with sample code Aapo Kyrola, Carnegie Mellon Univ. Oct 1, 2009.
Computer Science Lecture 10, page 1 CS677: Distributed OS Last Class: Naming Name distribution: use hierarchies DNS X.500 and LDAP.
1 Multiprocessor and Real-Time Scheduling Chapter 10 Real-Time scheduling will be covered in SYSC3303.
A Profiler for a Multi-Core Multi-FPGA System by Daniel Nunes Supervisor: Professor Paul Chow September 30 th, 2008 University of Toronto Electrical and.
Hybrid MPI and OpenMP Parallel Programming
By Ezequiel Glinsky Research Assistant, University of Buenos Aires, Argentina Supervisor: Prof. Gabriel A. Wainer SCE, Carleton University Thursday, November.
ECE 449/549 Class Notes #1 Introduction to System Modeling Concepts and DEVS Sept
Silberschatz and Galvin  Operating System Concepts Module 1: Introduction What is an operating system? Simple Batch Systems Multiprogramming.
Definition of cell-shaped spaces. CCA = n C cell’s state variables; n S finite alphabet to represent each cell’s state; n n dimensional space; n N neighboring.
Computer Organization & Assembly Language © by DR. M. Amer.
Scott Ferguson Section 1
Modelling DEVS applications The CD++ tool
MODERN OPERATING SYSTEMS Third Edition ANDREW S. TANENBAUM Chapter 8 Multiple Processor Systems Tanenbaum, Modern Operating Systems 3 e, (c) 2008 Prentice-Hall,
OPERATING SYSTEMS CS 3530 Summer 2014 Systems with Multi-programming Chapter 4.
DEVS Based Modeling and Simulation of the CORBA POA F. Bernardi, E. de Gentili, Pr. J.F. Santucci {bernardi, gentili, University.
SCHOOL OF ELECTRICAL AND COMPUTER ENGINEERING | SCHOOL OF COMPUTER SCIENCE | GEORGIA INSTITUTE OF TECHNOLOGY MANIFOLD Manifold Execution Model and System.
Simulator Protocol. coordinator simulator Component tN tN. tL After each transition tN = t + ta(), tL = t simulator Component tN tN. tL simulator Component.
CS- 492 : Distributed system & Parallel Processing Lecture 7: Sun: 15/5/1435 Foundations of designing parallel algorithms and shared memory models Lecturer/
Transforming DEVS to Non-Modular Form For Faster Cellular Space Simulation Arizona Center for Integrative Modeling and Simulation Electrical and Computer.
ECE 449/549 Class Notes #3 DEVS Simulators and Executors / Methodology : How to model and simulate Sept
IBM Global Services © 2005 IBM Corporation SAP Legacy System Migration Workbench| March-2005 ALE (Application Link Enabling)
Approach and Techniques for Building Component-based Simulation Models Bernard P. Zeigler, Ph.D. Hessam S. Sarjoughian, Ph.D. Arizona Center for Integrative.
Silberschatz and Galvin  Operating System Concepts Module 1: Introduction What is an operating system? Simple Batch Systems Multiprogramming.
1.1 Sandeep TayalCSE Department MAIT 1: Introduction What is an operating system? Simple Batch Systems Multiprogramming Batched Systems Time-Sharing Systems.
The Abstract simulator Simulator/Simulation Concepts n Simulator: responsible for executing a model’s dynamics (resented as instructions) in a given.
Introduction Contain two or more CPU share common memory and peripherals. Provide greater system throughput. Multiple processor executing simultaneous.
Multimedia Retrieval Architecture Electrical Communication Engineering, Indian Institute of Science, Bangalore – , India Multimedia Retrieval Architecture.
ECE 449/549 Class Notes #2 Introduction to Discrete-Event Systems Specification (DEVS) Sept
1/50 University of Turkish Aeronautical Association Computer Engineering Department Ceng 541 Introduction to Parallel Computing Dr. Tansel Dökeroğlu
PDEVS Protocol Performance Prediction using Activity Patterns with Finite Probabilistic DEVS DEMO L. Capocchi, J.F. Santucci, B.P. Zeigler University of.
Applied Operating System Concepts
Continue the car washer example Experimental frame
Introduction to Parallel Computing: MPI, OpenMP and Hybrid Programming
Parallel DEVS & DEVSJAVA
Chapter 9: The Client/Server Database Environment
CS5102 High Performance Computer Systems Thread-Level Parallelism
Continue the car washer example Experimental frame
Parallel and Distributed Simulation Techniques
The University of Adelaide, School of Computer Science
The Client/Server Database Environment
Atomic Model Simulator
Approach and Techniques for Building Component-based Simulation Models
Operating System Concepts
Operating Systems : Overview
Operating Systems : Overview
Operating Systems : Overview
Operating Systems : Overview
Operating System Concepts
Last Class: Naming Name distribution: use hierarchies DNS
Presentation transcript:

Modeling with Parallel DEVS

Serialization in DEVS models Select function Implicit serialization of parallel models E-DEVS: internal transition first, external transition after Inadequate representation of DEVS models with parallel components

Parallel DEVS Atomic Models ta(s) (1) s DEVS = < X b, S, Y b,  int,  ext,  conf, ta,   s  y b (3) s ’ =  int  s    x b (5) s ’ =  ext ( s,e,x b ) (6a) (6a) s ’ =  conf ( s,e,x b ) (6b)

Parallel DEVS Atomic models ta(s) (1) s DEVS = < X b, S, Y b,  int,  ext,  conf, ta,   s  y b (3) s ’ =  int  s   

Parallel DEVS Atomic models ta(s) (1) s DEVS = < X b, S, Y b,  int,  ext,  conf, ta,  x b (5) s ’ =  ext ( s,e,x b ) (6a) (6a)

Parallel DEVS Atomic models ta(s) (1) s DEVS = < X b, S, Y b,  int,  ext,  conf, ta,  x b (5) s ’ =  conf ( s,e,x b ) (6b)

Parallel-DEVS Coupled models Components Couplings –Internal –External Inputs –External Outputs FallowfieldKingstonOttawa departure arrival departure arrival passengers Ottawa-Toronto

Simulation mechanism Simulation advanced through message exchange –Synchronization messages TypeAction t ) Output execution ( *, t )State transition ( done, t )End of action –Content messages ( y, t )Output event ( q, t )External event

Simulator Drives atomic models State tN = time of next transition tL = time of last transition message bag Upon receivingDo y =  s  send ( y, t ) t ) y =  s  send ( y, t ) Add q to message bag –(q, t) Add q to message bag –( *, t ) s  ext ; tN = ta(s) ; tL = t if t < tN s   ext ; tN = ta(s) ; tL = t s  int ; tN = ta(s) ; tL = t if t = tN  bag =  s  int ; tN = ta(s) ; tL = t s  conf ; tN = ta(s) ; tL = t if t = tN  bag   s  conf ; tN = ta(s) ; tL = t

Coordinator Coordinates processor’s activities Coordinator tN = 10 tN = 20 10) ( y, 10) y =  s  ( done, 10) ( y, 10 )

Coordinator tN = 10 tN = 20 ( *, 10) (q, 10) s =  int s =  ext s =  conf ( done, 30) ( done, 20) (done, 15) ( *, 10)

Coordinator tN = 30 tN = 20 tN = 15 15)

Parallel CD++ A tool to execute Parallel DEVS and Parallel Cell-DEVS models in parallel/distributed environments Layered architecture based on Warped MPI (Message Passing Interface) Warped Parallel CD++

Parallel - DEVS simulation Independent of the modelling technique Different simulators can be applied according to the needs. Examples of existing simulators: –Hierarchical –Flat –Centralized –Distributed –Real-Time

Parallel DEVS simulation Processors –Simulator:Atomic model –Coordinator:Coupled model Processor hierarchy = model hierarchy Cellular model : a coupled model of 16 cell Coord. Simulator Processors: 1 coordinator 16 simulators Simulator

CD++ Parallel simulator Model partitioned among available CPUs –Atomic models Each atomic model assigned to a CPU –Coupled models Coordinator is placed on each CPU where there is a component CPU 1CPU 2 Coord. Simulator Coord. Simulator

Parallel simulation mechanism CPU 1CPU 2 Simulator Master coord. Simulator Slave coord. (y,10) (done,10) (y,10) (done,10)

Parallel simulation mechanism CPU 1CPU 2 simulator Master coord. simulator Slave coord. (*,10) (done,tN) (done, min tN) (q,10) (done,tN) (*,10)

Extensions to CD++

Extensions (cont.)

Partition Files

RADS (Carleton University) – Alpha network and Gamma network

Simulation Results GPT Generator transducer queue processor throughput cpuusage out arrive in done solvedout Generator- Processor-Transducer –Multiple instances (12, 48 and 96) –1 to 12 CPUs(different machines)

Results Generator - Processor - Transducer

Results Heat diffusion model –100 x 100 surface –Each cell holds a temperature value –Temperature is update periodically Partitions –1, 2, 4 and 8 CPUs Quantization –Quantum sizes: 0 ; 0,001 ; 0,01 y 0,

Results Heat diffusion - Linux cluster

Results Heat diffusion - 4 processors SMP