Working with programmable radios Hariharan Rahul.

Slides:



Advertisements
Similar presentations
Programmable Radios: A Personal Viewpoint Ashu Sabharwal Rice University Houston, TX.
Advertisements

FPGA Implementation of Carrier Frequency Offset Estimation in B3G MIMO OFDM System Speaker: Yu He From: Beijing University of Posts and Telecommunications.
Building Efficient Spectrum-Agile Devices for Dummies Eugene Chai, Kang G. Shin University of Michigan – Ann Arbor Jeongkeun “JK” Lee, Sung-Ju Lee, Raul.
FILTERS FILTERS Instructor: Dr.Collins CENG 5931 GNU Radio.
Embedded DSP Spectrum Analyzer May 0104 April 25, 2001 Teradyne Corp Julie Dickerson Bill Black Prihamdhani AmranEE Ryan ButlerCprE Aaron DelaneyEE Nicky.
GFX Abstract The existing technology used to create guitar sound effects is often prohibitively expensive to the amateur guitarist. The object of this.
Enabling MAC Protocol Implementations on Software-defined Radios George Nychis, Thibaud Hottelier, Zhuochen Yang, Srinivasan Seshan, and Peter Steenkiste.
Week 1- Fall 2009 Dr. Kimberly E. Newman University of Colorado.
The Software Defined Radio Team D. J. Love, C.-C. Wang, and J. V. Krogmeier School of Electrical and Computer Engineering Purdue University, West Lafayette.
ECE 699: Lecture 1 Introduction to Zynq.
Where Do the 7 layers “fit”? Or, where is the dividing line between hdw & s/w? ? ?
CDMA Control Channel Traffic Analyzer. 1)Tune Radio 2)Listen to Pilot Channel 3)Listen to Synchronization Channel 4)Transmit Sync data via RS232 5)Listen.
Software Defined Radio
1 Fast Communication for Multi – Core SOPC Technion – Israel Institute of Technology Department of Electrical Engineering High Speed Digital Systems Lab.
UCB November 8, 2001 Krishna V Palem Proceler Inc. Customization Using Variable Instruction Sets Krishna V Palem CTO Proceler Inc.
Heterogeneous Computing Dr. Jason D. Bakos. Heterogeneous Computing 2 “Traditional” Parallel/Multi-Processing Large-scale parallel platforms: –Individual.
SourceSync: A Distributed Architecture for Sender Diversity Hariharan Rahul Haitham Hassanieh Dina Katabi.
1 Summary of SDR Analog radio systems are being replaced by digital radio systems for various radio applications. SDR technology aims to take advantage.
A Flexible Architecture for Simulation and Testing (FAST) Multiprocessor Systems John D. Davis, Lance Hammond, Kunle Olukotun Computer Systems Lab Stanford.
- 1 - A Powerful Dual-mode IP core for a/b Wireless LANs.
WINLAB Ivan Seskar Rutgers, The State University of New Jersey Contact: Ivan Seskar, Associate Director seskar (at) winlab (dot)
A Company Selling Technology and not just a Product.
Design and Characterization of TMD-MPI Ethernet Bridge Kevin Lam Professor Paul Chow.
N300 Wireless PCI Express Adapter The Edimax EW-7612PIn V2 N300 Wireless PCI Express Adapter is an easy way to add Wi-Fi connectivity to your desktop computer.
1 of 23 Fouts MAPLD 2005/C117 Synthesis of False Target Radar Images Using a Reconfigurable Computer Dr. Douglas J. Fouts LT Kendrick R. Macklin Daniel.
RiceNIC: A Reconfigurable and Programmable Gigabit Network Interface Card Jeff Shafer, Dr. Scott Rixner Rice Computer Architecture:
The GNU in RADIO Shravan Rayanchu. SDR Getting the code close to the antenna –Software defines the waveform –Replace analog signal processing with Digital.
ASIP Architecture for Future Wireless Systems: Flexibility and Customization Joseph Cavallaro and Predrag Radosavljevic Rice University Center for Multimedia.
Matt Schurmann Erik Thompson Jon Pirog Scott Curtis.
Developing a SDR Testbed Alex Dolan Mohammad Khan Ahmet Unsal Project Advisor Dr. Aditya Ramamoorthy.
From “input” to “parameter”: The Topology Dichotomy in the Future Wireless Internet NSF FIND Mobility Workshop, Sep. 27, 2007 Ram Ramanathan BBN Technologies.
1 Fly – A Modifiable Hardware Compiler C. H. Ho 1, P.H.W. Leong 1, K.H. Tsoi 1, R. Ludewig 2, P. Zipf 2, A.G. Oritz 2 and M. Glesner 2 1 Department of.
R2D2 team R2D2 team Reconfigurable and Retargetable Digital Devices  Application domains Mobile telecommunications  WCDMA/UMTS (Wideband Code Division.
Nov 3, 2009 RN - 1 Jet Propulsion Laboratory California Institute of Technology Current Developments for VLBI Data Acquisition Equipment at JPL Robert.
Testbed for Wireless Adaptive Signal Processing Systems György Orosz, László Sujbert, Gábor Péceli Department of Measurement and Information Systems Budapest.
Sun SPOT Introduction Miloš Solujić. Outline SPOT – beginnings Technical details - hardware Technical details - software Basestations SPOT – Pros and.
Wireless Cloud GENi-FIRE Workshop Washington D.C. September 17 th, 2015 Ivan Seskar WINLAB (Wireless Information Network Laboratory) Rutgers University.
Algorithm and Programming Considerations for Embedded Reconfigurable Computers Russell Duren, Associate Professor Engineering And Computer Science Baylor.
Adapting the USRP as an Underwater Acoustic Modem Paul Ozog, Miriam Leeser, Milica Stojanovic Department of Electrical and Computer Engineering Northeastern.
Latest ideas in DAQ development for LHC B. Gorini - CERN 1.
DSP Techniques for Software Radio A System Example Dr. Jamil Ahmad.
Cross-Layer Approach to Wireless Collisions Dina Katabi.
Wireless communication Emmanuel Gyebison. Transmission Signals must be converted into digital values, using a circuit called ADC (Analog to Digital Converter),
AN ASYNCHRONOUS BUS BRIDGE FOR PARTITIONED MULTI-SOC ARCHITECTURES ON FPGAS REPORTER: HSUAN-JU LI 2014/04/09 Field Programmable Logic and Applications.
Introduction or Background
Adaptive Usage of Main Resources in MIMO-Cognitive Radio Networks Shalva Kvirkvelia (PHD student) Prof. Teimuraz Kortua Prof. Jemal Beridze.
Adapting Channel Widths to Improve Application Performance Ranveer Chandra Microsoft Research Collaborators: Victor Bahl, Ratul Mahajan, Thomas Moscibroda,
An optimization of the SAFER+ algorithm for custom hardware and TMS320C6x DSP implementation. By: Sachin Garg Vikas Sharma.
Networks and Mobile Systems Research Group MIT Laboratory for Computer Science nms.lcs.mit.edu RadioActive Networks: Robust Wireless Communications John.
High Performance Software Defined Radio – An Open Source Design – – An Open Source Design – Lyle Johnson, KK7P Dayton Hamvention 2006.
SOFTWARE DEFINED RADIO
1 MIPI Interfaces in a Mobile Platform This picture is only an illustrative example for several ways of integration with the purpose of demonstrating.
1 Modeling Considerations for the Hardware-Software Co-design of Flexible Modern Wireless Transceivers Benjamin Drozdenko, Matthew Zimmermann, Tuan Dao,
Baseband Platforms - Architecture
IMPLEMENTATION ASPECTS FOR INTERFERENCE ALIGNMENT
Software Defined Radio
David Ho Mentor: Professor H. Jafarkhani Professor H. Yousefi’zadeh
Glen White, SLAC Jan th ATF2 Project Meeting, KEK
Channel Sensing for Cognitive Radio
Microcontrollers & GPIO
Altera Stratix II FPGA Architecture
The UniBoard Generic Hardware for Radio Astronomy Signal Processing
Clean Slate Mesh Protocol Design Using WARP
SUN Tutorial on USRP Xiuzhen Guo
Highly Efficient and Flexible Video Encoder on CPU+FPGA Platform
Spectrum Sensing with Software Radios
Characteristics of Reconfigurable Hardware
The performance requirements for DSP applications continue to grow and the traditional solutions do not adequately address this new challenge Paradigm.
Wireless Embedded Systems
Public Safety Radio System Narrowband 101
Presentation transcript:

Working with programmable radios Hariharan Rahul

Our Group’s Experience USRP USRP2 WiGLAN WARP Lyrtech

What have we used programmable radios for? Network-oriented PHY design – Flexible layering SOFT, MIXIT, Softcast – New technologies: UWB, MIMO SWIFT, FARA, IAC – Dealing with Interference ANC, ZigZag

Peeling the Onion Changing the PHY interface – Soft information Changing the PHY algorithms – Interference cancellation and Interference alignment Timing-sensitive PHY algorithms – Adaptive sensing Bandwidth limited – Wide frequency bands Host FPGA

USRP and USRP 2 What’s good? – Affordable – Stable algorithms – Large community – Easy to use – USRP had narrow bandwidth; better with USRP2 What’s bad? – No room for additional FPGA logic – Bandwidth only up to 20 MHz even in USRP2 – High latency

WARP What’s good? – Close to our ideal board – Large FPGA – Relatively fast host interface – Rich development platform Onboard processor cores What’s bad? – Cost – Relatively narrow bandwidth (FPGA code does 10 MHz, radio can support 40 MHz) – Calibration

WiGLAN What’s good? – Very high bandwidth (128 MHz) – Large FPGA to deal with high bandwidth – Calibrated What’s bad? – Development process Form factor – Out of print

Learnt Lessons A programmable radio is a package – Hardware – Software SNR-BER curve is the proof of the pudding