Update on ALICE software status and ideas Ervin Dénes Wigner Research Center Hungarian Academy of Sciences.

Slides:



Advertisements
Similar presentations
USERSPACE I/O Reporter: R 張凱富.
Advertisements

MM Player Supervised by: Dr. Luai Malhis. Prepared by: Mustafa Assaf & Mahmoud Musa.
The Linux Kernel: Memory Management
DCM Embedded Software Infrastructure, Build Environment and Kernel Modules A.Norman (U.Virginia) 1 July '09 NOvA Collaboration Mtg.
CS-334: Computer Architecture
A SEMINAR ON ONLINE EXAM BY. OUTLINES OBJECTIVE OF ONLINE EXAM FEATURES OF ONLINE EXAM PROJECT REQUIREMENT PROJECT FORM.
Who We Are? Detector Building Group of KFKI-RMKI (Research Institute for Particle and Nuclear Physics), Budapest, HUNGARY.
June 19, 2002 A Software Skeleton for the Full Front-End Crate Test at BNL Goal: to provide a working data acquisition (DAQ) system for the coming full.
CS 311 – Lecture 21 Outline Memory management in UNIX
Operating Systems I Memory Management. Overview F Provide Services –processes  –files  F Manage Devices –processor  –memory  –disk 
Sept TPC readoutupgade meeting, Budapest1 DAQ for new TPC readout Ervin Dénes, Zoltán Fodor KFKI, Research Institute for Particle and Nuclear Physics.
HW API internal meeting 2/10/2001 Eric CANO, CERN/EP-CMD1 What’s proposed? l Integration with Christoph’s generic hardware access library for user-friendly.
Input/Output. Input/Output Problems Wide variety of peripherals —Delivering different amounts of data —At different speeds —In different formats All slower.
Chapter 7 Input/Output Luisa Botero Santiago Del Portillo Ivan Vega.
hardware and operating systems basics.
MSS, ALICE week, 21/9/041 A part of ALICE-DAQ for the Forward Detectors University of Athens Physics Department Annie BELOGIANNI, Paraskevi GANOTI, Filimon.
DDL hardware, DATE training1 Detector Data Link (DDL) DDL hardware Csaba SOOS.
Computer Architecture and Operating Systems CS 3230: Operating System Section Lecture OS-7 Memory Management (1) Department of Computer Science and Software.
A+ Guide to Software Managing, Maintaining and Troubleshooting THIRD EDITION Chapter 9 Managing Memory.
Evaluation of the LDC Computing Platform for Point 2 SuperMicro X6DHE-XB, X7DB8+ Andrey Shevel CERN PH-AID ALICE DAQ CERN 10 October 2006.
GBT Interface Card for a Linux Computer Carson Teale 1.
Recall: Three I/O Methods Synchronous: Wait for I/O operation to complete. Asynchronous: Post I/O request and switch to other work. DMA (Direct Memory.
Laface Operating System Design Booting a PC to run a kernel from Low memory VGA display.
Markus Joos, EP-ESS 1 “DAQ” at the El. Pool Aim and preconditions Hardware Operating system support Low level software Middle level software High level.
Gregory PawloskiAugust 22, 2002 MPC Testing Progress.
Dr Mohamed Menacer College of Computer Science and Engineering Taibah University CE-321: Computer.
4 Dec 2006 Testing the machine (X7DBE-X) with 6 D-RORCs 1 Evaluation of the LDC Computing Platform for Point 2 SuperMicro X7DBE-X Andrey Shevel CERN PH-AID.
RCU Status 1.RCU design 2.RCU prototypes 3.RCU-SIU-RORC integration 4.RCU system for TPC test 2002 HiB, UiB, UiO.
Memory. Chapter 8: Memory Management Background Swapping Contiguous Memory Allocation Paging Structure of the Page Table Segmentation.
Nevis FVTX Update Dave Winter FVTX Silicon Meeting 13 July 2006.
NA49-future Meeting, January 26, 20071Ervin Dénes, KFKI - RMKI DATE the DAQ s/w for ALICE (Birmingham, Budapest, CERN, Istanbul, Mexico, Split, Zagreb.
Latest ideas in DAQ development for LHC B. Gorini - CERN 1.
1.4 Hardware Review. CPU  Fetch-decode-execute cycle 1. Fetch 2. Bump PC 3. Decode 4. Determine operand addr (if necessary) 5. Fetch operand from memory.
Status of the STT Motherboard Testing Evgeny Popkov Boston University 5 Jan
Source Controller software Ianos Schmidt The University of Iowa.
PCI B ASED R EAD-OUT R ECEIVER C ARD IN THE ALICE DAQ S YSTEM W.Carena 1, P.Csato 2, E.Denes 2, R.Divia 1, K.Schossmaier 1, C. Soos 1, J.Sulyan 2, A.Vascotto.
Input/Output Problems Wide variety of peripherals —Delivering different amounts of data —At different speeds —In different formats All slower than CPU.
The Past... DDL in ALICE DAQ The DDL project ( )  Collaboration of CERN, Wigner RCP, and Cerntech Ltd.  The major Hungarian engineering contribution.
OSes: 2. Structs 1 Operating Systems v Objective –to give a (selective) overview of computer system architectures Certificate Program in Software Development.
The Linux Operating System R.Bigelow. What is an Operating System An operating system is a collection of programs that manage a computer's resources.
Input Output Techniques Programmed Interrupt driven Direct Memory Access (DMA)
GBT-FPGA Interface Carson Teale. GBT New radiation tolerant ASIC for bidirectional 4.8 Gb/s optical links to replace current timing, trigger, and control.
MINIX Presented by: Clinton Morse, Joseph Paetz, Theresa Sullivan, and Angela Volk.
17/02/06H-RORCKIP HeidelbergTorsten Alt The new H-RORC H-RORC.
Original version of DMA Rorc_receive  Too many options that are not needed now  Restrictions  Unstructured  Changing the code quickly and experimenting.
Operations Management - Problems Students cannot play HW Requirements Self-RegistrationSW requirements Upload by Paris SW Capacity Internet connection.
Status Report of the PC-Based PXD-DAQ Option Takeo Higuchi (KEK) 1Sep.25,2010PXD-DAQ Workshop.
András László KFKI Research Institute for Particle and Nuclear Physics New Read-out System of the NA61 Experiment at CERN SPS Zimányi Winter School ‑ 25.
The ALICE Data-Acquisition Read-out Receiver Card C. Soós et al. (for the ALICE collaboration) LECC September 2004, Boston.
By Ganesan Alagu Ganesh Feb 26, 2008
Memory Key Revision Points.
By Ganesan Alagu Ganesh Feb 21, 2008
D.Cobas, G. Daniluk, M. Suminski
GBT-FPGA Interface Carson Teale.
The PCI bus (Peripheral Component Interconnect ) is the most commonly used peripheral bus on desktops and bigger computers. higher-level bus architectures.
Introduction to Computers
PCI BASED READ-OUT RECEIVER CARD IN THE ALICE DAQ SYSTEM
Booting Up 15-Nov-18 boot.ppt.
AT91RM9200 Boot strategies This training module describes the boot strategies on the AT91RM9200 including the internal Boot ROM and the U-Boot program.
Multistep Processing of a User Program
Operating Systems Chapter 5: Input/Output Management
Event Building With Smart NICs
Chapter 8: Memory management
Outline Module 1 and 2 dealt with processes, scheduling and synchronization Next two modules will deal with memory and storage Processes require data to.
UNIT-III Pin Diagram Of 8086
LHCb Online Meeting November 15th, 2000
Chapter 1: Introduction CSS503 Systems Programming
OPERATING SYSTEMS MEMORY MANAGEMENT BY DR.V.R.ELANGOVAN.
Presentation transcript:

Update on ALICE software status and ideas Ervin Dénes Wigner Research Center Hungarian Academy of Sciences

PC RORC How Does the RORC SW Work? We have DMA engines in the RORC cards (FW)that take data over optical links (DDL) to store it in RAM. E. Dénes, Wigner RC (Hu)2Cross LHC exp. DAQ meeting, 9 July 2014 Detector SIU We need a PCI driver for the RORC. The driver maps the RORC’s registers into memory, so that the SW can read/write The SW can give the addresses where to put the collected data and can assure the RORC always has addresses of free memory. DIU DDL

Physmem To support the DDL transfers we need a RAM area which is pinned (non-swapped), with known physical addresses, and which is accessible from user-level code. E. Dénes, Wigner RC (Hu)3Cross LHC exp. DAQ meeting, 9 July 2014 For that at boot time we limit the amount of memory used by Linux (grub parameter mem=...) e.g.: kernel /vmlinuz el6.x86_64 ….. nopat mem=4G We have a small device driver that maps the memory outside the Linux area via remap_pfn_range() The driver gives to the user SW the size of the mapped area and its physical address Linux Physmem area #nPhysmem area 0 ………… 4G~2,5G RAM

Evolution of Physmem Driver Around year 2000 we started with Bigphys – Part of the Linux kernel – Not supported by IT --> for every new kernel version we had to recompile the kernel First Physmem from 2002 – Kernel modul: no need of kernel compilation Modifications for SLC3 and SLC4 (2006, 2008) Compatible 32 and 64 bit versions for SLC5 (2008) – Solved to skip the “hole” under 4G and 4G crosses Modifications for SLC6 (2012) – /proc/iomem changed, does not report above boot parameter -> we use BIOS map Kernel uses new memory management – using PAT (Page Attribute Table) which is not correct for mapping big memory (> 3.8 GB): read and write speeds fall drastically. Solution: “nopat” in GRUB (2013) Modifications for Ubuntu (for C-RORC tests) (2013) E. Dénes, Wigner RC (Hu)Cross LHC exp. DAQ meeting, 9 July physmem area

Evolution of RORC Driver First driver for PCI32 RORC: – 2012: – following the evolution of SLC2, 3, 4, 5, 6 kernels – following the evolution of RORC HW: 66MHz PCI, 100 MHz PC-X, PCI-Express Gen2 2013: – Common driver for D-RORC and C-RORC – modifications for Ubuntu Ubuntu is needed for HW tests of C-RORC only RUN 3: – Commercial 10/40 GbE or PCIe over fibre HW come with their own drivers – Performance should be checked E. Dénes, Wigner RC (Hu)Cross LHC exp. DAQ meeting, 9 July 20145

How to follow? Should we follow with Physmem? – Pros: no data move between kernel and user space no limit of memory size several process can reach data in the same time any part of the memory can be selected – Cons : Linux developers do not support What else could be used? – Scatter-Gather DMA is one option Pros : – No need to develop memory management driver Cons : – Not known if sgDMA has all features what Physmem has E. Dénes, Wigner RC (Hu)Cross LHC exp. DAQ meeting, 9 July e.g. use this

Next steps in common There is some opportunity for – Exchange of information – Common development E. Dénes, Wigner RC (Hu)Cross LHC exp. DAQ meeting, 9 July 20147