A large-scale Atlas LVL2 test bed based on a programmable hardware ROB emulator J. Lokier, M. Dobson, M. LeVine.

Slides:

Advertisements

Similar presentations

Decreasing Incident Response Time ______________________________ Benefits of Packet Capture & Real-time NetFlow Generation Boni Bruno, CISSP, CISM, CGEIT.

Advertisements

G ö khan Ü nel / CHEP Interlaken ATLAS 1 Performance of the ATLAS DAQ DataFlow system Introduction/Generalities –Presentation of the ATLAS DAQ components.

DOT – Distributed OpenFlow Testbed

M. Kreider, T. Fleck WhiteRabbit 1 WhiteRabbit Timing System.

Copyright© 2000 OPNET Technologies, Inc. R.W. Dobinson, S. Haas, K. Korcyl, M.J. LeVine, J. Lokier, B. Martin, C. Meirosu, F. Saka, K. Vella Testing and.

Data Stream Managing Unit Final Presentation Advisor : Vitaly Spector Students : Neomi Makleff Hadas Azulay Lab : High Speed Digital Systems.

1 Switching and Forwarding Bridges and Extended LANs.

Slide: 1 Richard Hughes-Jones T2UK, October 06 R. Hughes-Jones Manchester 1 Update on Remote Real-Time Computing Farms For ATLAS Trigger DAQ. Richard Hughes-Jones.

LoopBuster Hardware Loop Detection in Fast Mesh Ethernet Networks Uriel Peled and Tal Kol Guided by Boaz Mizrahi Advised by Gideon Kaempfer Digital Systems.

FF-1 9/30/2003 UTD Practical Priority Contention Resolution for Slotted Optical Burst Switching Networks Farid Farahmand The University of Texas at Dallas.

1 Network Packet Generator Characterization presentation Supervisor: Mony Orbach Presenting: Eugeney Ryzhyk, Igor Brevdo.

Application of NetFPGA in Network Security Hao Chen 2/25/2011.

1 Switching and Forwarding Bridges and Extended LANs.

Can Google Route? Building a High-Speed Switch from Commodity Hardware Guido Appenzeller, Matthew Holliman Q2/2002.

Comparing the Accuracy of Network Simulators for Packet-Level Analysis using a Network Testbed Chaudhry Usman Ali UNB, Fredericton.

LNL CMS G. MaronCPT Week CERN, 23 April Legnaro Event Builder Prototypes Luciano Berti, Gaetano Maron Luciano Berti, Gaetano Maron INFN – Laboratori.

Modeling of the architectural studies for the PANDA DAT system K. Korcyl 1,2 W. Kuehn 3, J. Otwinowski 1, P. Salabura 1, L. Schmitt 4 1 Jagiellonian University,Krakow,

1 CISCO NETWORKING ACADEMY PROGRAM (CNAP) SEMESTER 1/ MODULE 8 Ethernet Switching.

Design and Characterization of TMD-MPI Ethernet Bridge Kevin Lam Professor Paul Chow.

Cluster Computers. Introduction Cluster computing –Standard PCs or workstations connected by a fast network –Good price/performance ratio –Exploit existing.

LECC2003 AmsterdamMatthias Müller A RobIn Prototype for a PCI-Bus based Atlas Readout-System B. Gorini, M. Joos, J. Petersen (CERN, Geneva) A. Kugel, R.

CCNA 3 Week 4 Switching Concepts. Copyright © 2005 University of Bolton Introduction Lan design has moved away from using shared media, hubs and repeaters.

Analytic Evaluation of Shared-Memory Systems with ILP Processors Daniel J. Sorin, Vijay S. Pai, Sarita V. Adve, Mary K. Vernon, and David A. Wood Presented.

Shivkumar Kalyanaraman Rensselaer Polytechnic Institute 1 ECSE-6600: Internet Protocols Informal Quiz #14 Shivkumar Kalyanaraman: GOOGLE: “Shiv RPI”

Cisco 3 - Switching Perrine. J Page 16/4/2016 Chapter 4 Switches The performance of shared-medium Ethernet is affected by several factors: data frame broadcast.

Management of the LHCb DAQ Network Guoming Liu * †, Niko Neufeld * * CERN, Switzerland † University of Ferrara, Italy.

Sem1 - Module 8 Ethernet Switching. Shared media environments Shared media environment: –Occurs when multiple hosts have access to the same medium. –For.

MB - NG MB-NG Meeting Dec 2001 R. Hughes-Jones Manchester MB – NG SuperJANET4 Development Network SuperJANET4 Production Network Leeds RAL / UKERNA RAL.

Verification Methodology of Gigabit Switch System 1999/9/9 Yi Ju Hwan.

Interconnect simulation. Different levels for Evaluating an architecture Numerical models – Mathematic formulations to obtain performance characteristics.

Prospects for the use of remote real time computing over long distances in the ATLAS Trigger/DAQ system R. W. Dobinson (CERN), J. Hansen (NBI), K. Korcyl.

1 Presented By: Eyal Enav and Tal Rath Eyal Enav and Tal Rath Supervisor: Mike Sumszyk Mike Sumszyk.

Online-Offsite Connectivity Experiments Catalin Meirosu *, Richard Hughes-Jones ** * CERN and Politehnica University of Bucuresti ** University of Manchester.

Geneva – Kraków network measurements for the ATLAS Real-Time Remote Computing Farm Studies R. Hughes-Jones (Univ. of Manchester), K. Korcyl (IFJ-PAN),

The ATLAS Switch Tester An application of the GETB platform Matei Ciobotaru CERN and “Politehnica” University of Bucharest.

A record and replay mechanism using programmable network interface cards Laurent Lefèvre INRIA / LIP (UMR CNRS, INRIA, ENS, UCB)

LHCb front-end electronics and its interface to the DAQ.

2003 Conference for Computing in High Energy and Nuclear Physics La Jolla, California Giovanna Lehmann - CERN EP/ATD The DataFlow of the ATLAS Trigger.

Simics: A Full System Simulation Platform Synopsis by Jen Miller 19 March 2004.

1 Wide Area Network Emulation on the Millennium Bhaskaran Raman Yan Chen Weidong Cui Randy Katz {bhaskar, yanchen, wdc, Millennium.

Kraków4FutureDaQ Institute of Physics & Nowoczesna Elektronika P.Salabura,A.Misiak,S.Kistryn,R.Tębacz,K.Korcyl & M.Kajetanowicz Discrete event simulations.

An Efficient Gigabit Ethernet Switch Model for Large-Scale Simulation Dong (Kevin) Jin.

The CMS Event Builder Demonstrator based on MyrinetFrans Meijers. CHEP 2000, Padova Italy, Feb The CMS Event Builder Demonstrator based on Myrinet.

Efficient Gigabit Ethernet Switch Models for Large-Scale Simulation Dong (Kevin) Jin David Nicol Matthew Caesar University of Illinois.

P08311: FPGA Based multi-purpose driver / data acquisition system Sponsor: Dr. Marcin Lukowiak Team MemberDisciplineRole Andrew FitzgeraldCEProject Manager/FPGA.

CISCO NETWORKING ACADEMY Chabot College ELEC Ethernet Switches.

An Efficient Gigabit Ethernet Switch Model for Large-Scale Simulation Dong (Kevin) Jin.

1 Connectivity with ARP and RARP. 2 There needs to be a mapping between the layer 2 and layer 3 addresses (i.e. IP to Ethernet). Mapping should be dynamic.

Experience with multi-threaded C++ applications in the ATLAS DataFlow Szymon Gadomski University of Bern, Switzerland and INP Cracow, Poland on behalf.

Networking update and plans (see also chapter 10 of TP) Bob Dobinson, CERN, June 2000.

CCNA3 Module 4 Brierley Module 4. CCNA3 Module 4 Brierley Topics LAN congestion and its effect on network performance Advantages of LAN segmentation in.

An Efficient Gigabit Ethernet Switch Model for Large-Scale Simulation Dong (Kevin) Jin.

LKr readout and trigger R. Fantechi 3/2/2010. The CARE structure.

Networks ∙ Services ∙ People Richard-Hughes Jones eduPERT Training Session, Porto A Hands-On Session udpmon for Network Troubleshooting 18/06/2015.

Cluster Computers. Introduction Cluster computing –Standard PCs or workstations connected by a fast network –Good price/performance ratio –Exploit existing.

Research Unit for Integrated Sensor Systems and Oregano Systems Cern Timing Workshop 2008 Patrick Loschmidt, Georg Gaderer, and Nikolaus Kerö.

LECC2004 BostonMatthias Müller The final design of the ATLAS Trigger/DAQ Readout-Buffer Input (ROBIN) Device B. Gorini, M. Joos, J. Petersen, S. Stancu,

Grzegorz Korcyl - Jagiellonian University, Kraków Grzegorz Korcyl – PANDA TDAQ Workshop, Giessen April 2010.

© 2006 Cisco Systems, Inc. All rights reserved.Cisco PublicITE I Chapter 6 1 Cisco Routers.

ROD Activities at Dresden Andreas Glatte, Andreas Meyer, Andy Kielburg-Jeka, Arno Straessner LAr Electronics Upgrade Meeting – LAr Week September 2009.

The Evaluation Tool for the LHCb Event Builder Network Upgrade Guoming Liu, Niko Neufeld CERN, Switzerland 18 th Real-Time Conference June 13, 2012.

PXD DAQ News S. Lange (Univ. Gießen) Belle II Trigger/DAQ Meeting (Jan 16-18, 2012, Hawaii, USA) Today: only topics important for CDAQ - GbE Connection.

Network Processing Systems Design

Switching Switch CDP. Broadcast and Collision MAC.

Instructor Materials Chapter 5: Ethernet

SUBFARM CONTROL SYSTEM DATAFLOW

LHCb Trigger, Online and related Electronics

Network Processors for a 1 MHz Trigger-DAQ System

Myrinet 2Gbps Networks (

NetFPGA - an open network development platform

Presentation transcript:

A large-scale Atlas LVL2 test bed based on a programmable hardware ROB emulator J. Lokier, M. Dobson, M. LeVine

M. LeVine 9 June, 2000Reference Software Workshop

M. LeVine 9 June, 2000Reference Software Workshop

M. LeVine 9 June, 2000Reference Software Workshop Fast Ethernet tester: purpose (J. Lokier, B. Martin) zGenerate programmable network traffic to characterize network switches zDifferent sorts, mixtures of traffic: IP, Ethernet yIncluding QOS zInstrument packets with timestamps zRecord (histogram) results

M. LeVine 9 June, 2000Reference Software Workshop FE tester: capabilities & status z32 ports full-duplex fast Ethernet zParallel port connection to host zMAC function: FPGA programmed in Handel C zIncoming packets time stamped, CRC checked zRequests queued, descriptors generated zQueue dwell times histogrammed zOutput packets generated, time stamped zAll of this at full line speed (100 Mbit+100 Mbit)! zStatus: board is being populated in 1 week

M. LeVine 9 June, 2000Reference Software Workshop FE tester as ROB emulator zAccepts MESH ROB_DATA_REQUESTs zGenerates MESH ROB_DATA_REPLYs yProgrammable latency in ROB yResponse size depends on ROI size and detector type yResponse contents not meaningful zAdd instrumentation fields to Reference Software messages… zMeasure latencies and queue depths

M. LeVine 9 June, 2000Reference Software Workshop Large scale test bed using ROB emulator zUse 8 of these boards [15k CHF each] to provide 256 emulated ROB ports zAdd: y128 PCs (from IT) - supervisors + farm nodes y128 GBE NICs ySwitch fabric zWe have a ~25% scale test bed of Atlas LVL2

M. LeVine 9 June, 2000Reference Software Workshop Test bed capabilities zSupervisor (PC) generates ROI patterns using simulated events zMeasure request-response latency zMeasure queue dwell times in ROB yTimestamp on request arrival and response generation zMeasure queue occupancy distribution yNot possible with software emulation zMeasure frequency of broken messages under realistic conditions in real switches

M. LeVine 9 June, 2000Reference Software Workshop Summary zLarge scale test bed minimizes uncertainty associated with behavior extrapolated from a few nodes zHardware ROB emulation provides opportunity to see network behavior under realistic conditions zParticipation is open ….