חברת BitLee קורס : VHDL יישומי לתעשיה. VHDL- Very high speed integrated circuits Hardware Description Language.

Slides:

Advertisements

Similar presentations

Introduction to Programmable Logic John Coughlan RAL Technology Department Electronics Division.

Advertisements

VHDL Lecture 1 Megan Peck EECS 443 Spring 08.

INTRO TO VHDL Appendix A: page page VHDL is an IEEE and ANSI standard. VHDL stands for Very High Speed IC hardware description language.

History TTL-logic PAL (Programmable Array Logic)

Ring Counter Discussion D5.3 Example 32. Ring Counter if rising_edge(CLK) then for i in 0 to 2 loop s(i)

Introduction to VHDL VHDL Tutorial R. E. Haskell and D. M. Hanna T1: Combinational Logic Circuits.

Registers VHDL Tutorial R. E. Haskell and D. M. Hanna T2: Sequential Logic Circuits.

6/27/20061 Sequence Detectors Lecture Notes – Lab 5 Sequence detection is the act of recognizing a predefined series of inputs A sequence detector is a.

6/12/20151 Sequence Detectors Lecture Notes – Lab 4 Sequence detection is the act of recognizing a predefined series of inputs A sequence detector is a.

FPGA chips and DSP Algorithms By Emily Fabes. 2 Agenda FPGA Background Reasons to use FPGA’s Advantages and disadvantages of using FPGA’s Sample VHDL.

02/02/20091 Logic devices can be classified into two broad categories Fixed Programmable Programmable Logic Device Introduction Lecture Notes – Lab 2.

FPGAs and VHDL Lecture L12.1. FPGAs and VHDL Field Programmable Gate Arrays (FPGAs) VHDL –2 x 1 MUX –4 x 1 MUX –An Adder –Binary-to-BCD Converter –A Register.

Dr. Turki F. Al-Somani VHDL synthesis and simulation – Part 3 Microcomputer Systems Design (Embedded Systems)

Introduction to VHDL CSCE 496/896: Embedded Systems Witawas Srisa-an.

1/31/20081 Logic devices can be classified into two broad categories Fixed Programmable Programmable Logic Device Introduction Lecture Notes – Lab 2.

FPGAs and VHDL Lecture L13.1 Sections 13.1 – 13.3.

ALTERA UP2 Tutorial 1: The 15 Minute Design. Figure 1.1 The Altera UP 1 CPLD development board. ALTERA UP2 Tutorial 1: The 15 Minute Design.

ECE 545 Lecture 7 Behavioral Modeling of Sequential-Circuit Building Blocks Mixing Design Styles Modeling of Circuits with a Regular Structure.

PC BUS ? Programmic realisation Micro controller PC RAM CPU PORT ROM Timer ? Own micro circuit DescriptionDesign Technology for designing Micro circuits.

1 Part V: VHDL CODING. 2 Design StructureData TypesOperators and AttributesConcurrent DesignSequential DesignSignals and VariablesState Machines A VHDL.

1 Part I: VHDL CODING. 2 Design StructureData TypesOperators and AttributesConcurrent DesignSequential DesignSignals and VariablesState Machines A VHDL.

Designing with FPGAs ELEC 418 Advanced Digital Systems Dr. Ron Hayne Images Courtesy of Thomson Engineering.

Copyright (c) 2003 by Valery Sklyarov and Iouliia Skliarova: DETUA, IEETA, Aveiro University, Portugal.

Introduction to Programmable Logic Devices John Coughlan RAL Technology Department Electronics Division.

System Arch 2008 (Fire Tom Wada) /10/9 Field Programmable Gate Array.

An aluminium two-wheeled robot (ALBot) for teaching Phil Culverhouse.

Designing the WRAMP Dean Armstrong The University of Waikato.

Introduction to Programmable Logic Devices Edward Freeman STFC Technology Department Detector & Electronics Division.

Fundamental Digital Electronics (Spring 2014) Martino Poggio.

VHDL Introduction. V- VHSIC Very High Speed Integrated Circuit H- Hardware D- Description L- Language.

VHDL in 1h Martin Schöberl. AK: JVMHWVHDL2 VHDL /= C, Java,… Think in hardware All constructs run concurrent Different from software programming Forget.

Copyright © 1997 Altera Corporation & 提供 What is VHDL Very high speed integrated Hardware Description Language (VHDL) –is.

ENG241 Digital Design Week #8 Registers and Counters.

Introducing the Nexys 2 Board CS 332 – Operating Systems 12/04/2011 by Otto Castell-R.

Introduction to VHDL Simulation … Synthesis …. The digital design process… Initial specification Block diagram Final product Circuit equations Logic design.

Hardware languages "Programming"-language for modelling of (digital) hardware 1 Two main languages: VHDL (Very High Speed Integrated Circuit Hardware Description.

1 Sequential Logic Lecture #9. Sequential Logic 2 강의순서  FlipFlop  Active-high Clock & asynchronous Clear  Active-low Clock & asynchronous Clear  Active-high.

Basic Logic Functions Chapter 2 Subject: Digital System Year: 2009.

CEC 220 Digital Circuit Design VHDL in Sequential Logic Wednesday, March 25 CEC 220 Digital Circuit Design Slide 1 of 13.

Sequential Logic Design by VHDL

CEC 220 Digital Circuit Design Programmable Logic Devices

VHDL Programming Fundamentals Presented By Dr. Pradyut Kumar Biswal Department of Electronics, IIIT Bhubaneswar.

1 Sequential Logic Lecture #7. 모바일컴퓨팅특강 2 강의순서 Latch FlipFlop Active-high Clock & asynchronous Clear Active-low Clock & asynchronous Clear Active-high.

George Mason University Behavioral Modeling of Sequential-Circuit Building Blocks ECE 545 Lecture 8.

VHDL From Ch. 5 Hardware Description Languages. History 1980’s Schematics 1990’s Hardware Description Languages –Increased due to the use of Programming.

LB Logic Block LB Logic Block LB Logic Block LB Logic Block LB Logic Block LB Logic Block LB Logic Block LB Logic Block LB Logic Block S/V block I/O Cell.

Latches-1 Feedback Circuits Two inverters, with feedback If the first input is 0, a 0 gets fed back into it If the first input is 1, a 1 gets fed back.

Algorithmic State Machine (ASM) Charts: VHDL Code & Timing Diagrams

1 Introduction to Engineering Spring 2007 Lecture 18: Digital Tools 2.

SUBJECT : DIGITAL ELECTRONICS CLASS : SEM 3(B) TOPIC : INTRODUCTION OF VHDL.

An Introduction to V.H.D.L.. Need of a Compiler… main( ) { int x=10,y=20,z; z = x + y ; printf ( “ %d “, z ); getch( ) ; } What’s That ? Give me only.

Introduction to Programmable Logic

Sequential statements (1) process

Introduction to Programmable Logic Devices

Introduction to VLSI ASIC Design and Technology

Complex Programmable Logic Device (CPLD) Architecture and Its Applications

Introduction Introduction to VHDL Entities Signals Data & Scalar Types

Part IV: VHDL CODING.

ECE 4110– 5110 Digital System Design

Hardware Description Languages

Algorithmic State Machine (ASM) Charts: VHDL Code & Timing Diagrams

Field Programmable Gate Array

Field Programmable Gate Array

Field Programmable Gate Array

VHDL Hierarchy in XILINX

VHDL VHSIC Hardware Description Language VHSIC

Hardware Description Languages

VHDL (VHSIC Hardware Description Language)

VHDL Introduction.

ECE 448 Lecture 6 Finite State Machines State Diagrams, State Tables, Algorithmic State Machine (ASM) Charts, and VHDL code ECE 448 – FPGA and ASIC Design.

Presentation transcript:

חברת BitLee קורס : VHDL יישומי לתעשיה

VHDL- Very high speed integrated circuits Hardware Description Language.

מהי שפת VHDL שפת תיאור חומרה – הרעיון הכללי רכיבים מתוכנתים שיטות תכנון

רכיבים מתוכנתים CPLD FPGA Field Programmable Gate Array Complex Programmable Logic Device

Complex Programmable Logic Device (CPLD) PAL-like block PAL-like block PAL-like block PAL-like block I/O block Interconnection wires

D Q D Q PAL-like block

FPGA Basic Structure Logic block I/O block Interconnection switches

Flex 10K

משאבים פנימיים של רכיבי FLEX10K ממשפחת FPGA

תכנון גרפי

חסרונות של תכנון גרפי העדר גמישות קושי בביצוע שינוים אפשרויות הדמיה מוגבלות סביבת עבודה לא נוחה בעיות התאמה בין תוכנות שונות

שיטת תכנון אלטרנטיבית – באמצעות שפה גמישות מרבית ביצוע שינוים בקלות סימולציה מתקדמת עבודה עם טקסט בד"כ נוחה יותר מאשר עם שרטוטים אוניברסאליות

תכנון באמצעות שפה

אפשרויות חדשות העומדות לרשות המתכנן באמצעות שפה תיאור התנהגות לעומת תיאור מבנה בניית מעגל ע"י תוכנות סינתזה "אוטומטיות" הסתכלות "מלמעלה"

תהליך התכנון בעזרת VHDL תכנון לוגי תיאור של התכנון באמצעות השפה ביצוע בדיקות סימולציה ביצוע תהליך סינתזה

סימולציה

סינתזה

clk en count clk rst 3 count State machine en מימוש מכונת מצבים בצורה גראפית: דיאגראמת גלים

דיאגראמת בועות zero Count=000 three Count=011 two Count=010 five Count=101 one Count=001 en=0 en=1

en x Q 2(t) Q 1(t) Q 0 (t) X X X X X X X X en x Q 2(t) Q 1(t) Q 0 (t) X X X X X X X X 1 1

en x Q 2(t) Q 1(t) Q 0 (t) X X X X X X X X

מימוש המעגל: D2D2 Q2Q2 count D1D1 Q1Q1 D0D0 Q0Q0 en

מימוש מכונת מצבים בעזרת VHDL: ENTITY state_machine IS PORT( clk, reset, en: INSTD_LOGIC; count: OUTSTD_LOGIC_VECTOR (2 DOWNTO 0)); END ; ARCHITECTURE a OF state_machine IS TYPE STATE_TYPE IS (zero, one, five, two, three); SIGNAL state: STATE_TYPE; BEGIN PROCESS (clk, reset) BEGIN IF reset = '1' THEN state <= zero; ELSIF clk'EVENT AND clk = '1' THEN CASE state IS WHEN zero => IF en = '0' THEN state <= three; ELSE state <= zero; END IF;

WHEN one => IF en = '0' THEN state <= three; ELSE state <= zero; END IF; WHEN five => IF en = '0' THEN state <= one; ELSE state <= five; END IF; WHEN two => IF en = '0' THEN state <= three; ELSE state <= five; END IF; WHEN OTHERS => IF en = '0' THEN state <= three; ELSE state <= two; END IF; END CASE; END IF; END PROCESS; WITH state SELECT count <="000"WHENzero, "001"WHENone, "101"WHENfive, "010" WHEN two, "011"WHENthree; END a;