EEL-3705 TPS QUIZZES Chapters 6,7,8. Quiz 1 Quiz Design a FSM which implements the state equations given below.

Slides:

Advertisements

Similar presentations

ENGIN112 L23: Finite State Machine Design Procedure October 27, 2003 ENGIN 112 Intro to Electrical and Computer Engineering Lecture 23 Finite State Machine.

Advertisements

Lab 2: Finite State Machines CS 3410 Spring 2015.

Digital Circuits. Review – Getting the truth table The first step in designing a digital circuit usually is to get the truth table. That is, for every.

10/2/0810/2/2008ECE 561 -ECE Lecture 51 State Machine Implementation 10/2/20081ECE Lecture 5.

Assignments The submission has to be by the end of this week Write your full name and the group number on the answer sheet.

Exclusive-OR and Exclusive-NOR Gates

CS 151 Digital Systems Design Lecture 25 State Reduction and Assignment.

Give qualifications of instructors: DAP

Exercise Q3.17 Design an FSM to keep track of the mood of four students working in the digital design lab. Each Student is either: 1. Happy (the circuit.

Sequential Logic Design

CSCE 211: Digital Logic Design

ECE 331 – Digital System Design Sequential Circuit Design (Lecture #23) The slides included herein were taken from the materials accompanying Fundamentals.

ECE 301 – Digital Electronics Introduction to Sequential Logic Circuits (aka. Finite State Machines) and FSM Analysis (Lecture #17)

ECE 331 – Digital Systems Design Introduction to Sequential Logic Circuits (aka. Finite State Machines) and FSM Analysis (Lecture #19)

ENGIN112 L25: State Reduction and Assignment October 31, 2003 ENGIN 112 Intro to Electrical and Computer Engineering Lecture 25 State Reduction and Assignment.

Introduction to Sequential Design. Types of Logic Circuits  Logic circuits can be: Combinational Logic Circuits-outputs depend only on current inputs.

Timing Analysis Section Delay Time Def: Time required for output signal Y to change due to change in input signal X Up to now, we have assumed.

FAMU-FSU College of Engineering EEL 3705 / 3705L Digital Logic Design Fall 2006 Instructor: Dr. Michael Frank Module #8: Introduction to Sequential Logic.

MOHD. YAMANI IDRIS/ NOORZAILY MOHAMED NOOR1 Sequential Circuit Design.

ENGG 1203 Tutorial Combinational Logic (I) 1 Feb Learning Objectives

ECE 320 Homework #6 Derive the state table and state diagram of the sequential circuit of the Figure below. What is the function of the circuit? A’ A.

Digital Design Lecture 10 Sequential Design. State Reduction Equivalent Circuits –Identical input sequence –Identical output sequence Equivalent States.

Circuit, State Diagram, State Table

CSCE 211: Digital Logic Design Chin-Tser Huang University of South Carolina.

XOR and XNOR Logic Gates. XOR Function Output Y is TRUE if input A OR input B are TRUE Exclusively, else it is FALSE. Logic Symbol  Description  Truth.

EEL-3705 TPS QUIZZES. Quiz 2-1 Use a Venn Diagram to show.

Quiz What are the results of the following 4-bit bitwise logical operations? NOT OR NOR AND

Digital Systems I EEC 180A Lecture 4 Bevan M. Baas.

ACOE1611 Combinational Logic Circuits Reference: M. Mano, C. Kime, “Logic and Computer Design Fundamentals”, Chapter 2.

DLD Lecture 26 Finite State Machine Design Procedure.

Digital Logic Design.

1 A counter counts Number of elements in counter determines how many different states we need For example, an eight-state counter can count eight steps.

Venn Diagrams Truth Sets & Valid Arguments Truth Sets & Valid Arguments Truth Tables Implications Truth Tables Implications Truth Tables Converse, Inverse,

EEL-3705 TPS QUIZZES Chapter 4. Quiz 4-1 Using the 2x4 Decoder shown below and two-input OR gates, design a logic circuit which implements.

1 State Reduction Goal: reduce the number of states while keeping the external input-output requirements unchanged. State reduction example: a: input 0.

1 ENGG 1015 Tutorial Three Examples of Finite State Machines Supplementary notes Learning Objectives  Learn about Design of Finite State Machines Ack.:

1 CS 151: Digital Design Chapter 3: Combinational Logic Design 3-1Design Procedure CS 151: Digital Design.

Combinational Logic Design. 2 Combinational Circuits A combinational logic circuit has: ♦ A set of m Boolean inputs, ♦ A set of n Boolean outputs ♦ n.

Chapter 0 – Week 2 Combinational Logic Design. What have been discussed Design hierarchy –Top – down –Bottom – up CAD HDL Logic synthesis.

Chapter - State Based Design Systems have modes of operation. The controller should move sequentially between these states.

CHAPTER 14 Digital Systems. Figure 14.1 RS flip-flop symbol and truth table Figure

Circuit Synthesis A logic function can be represented in several different forms:  Truth table representation  Boolean equation  Circuit schematic 

CS151 Introduction to Digital Design Chapter 3: Combinational Logic Design 3-4 Verification 1Created by: Ms.Amany AlSaleh.

1 Lecture #15 EGR 277 – Digital Logic Reading Assignment: Chapter 5 in Digital Design, 3 rd Edition by Mano Example: (Problem 5-17 from Digital Design,

UP/DOWN SYNCHRONOUS COUNTERS An up/down counter is one that is capable of progressing in either direction through a certain sequence. An up/down counter,

Unit 1.1 Test Review. 1) Which equation was used to create the table below? xy

Eng. Mai Z. Alyazji October, 2016

Sequential Networks and Finite State Machines

Counters & Sequential Circuit Design

EEL 3705 / 3705L Digital Logic Design

CSCE 211: Digital Logic Design

Reference: Chapter 3 Moris Mano 4th Edition

CSCE 211: Digital Logic Design

CSCE 211: Digital Logic Design

CSCE 211: Digital Logic Design

EEL 3705 / 3705L Digital Logic Design

Instructor: Alexander Stoytchev

D Flip-Flop Schematic Block Symbol Truth Table D Q Clk Q Clk D Q(t+1)

Discrete Mathematics Lecture 2: Propositional Logic

Solving One-Step Equations

Chapter5: Synchronous Sequential Logic – Part 4

XOR Function Logic Symbol  Description  Truth Table 

Circuit to Truth Table to Logic Expression

CSCE 211: Digital Logic Design

CSE 140 Lecture 9 Sequential Networks

Advanced Computer Architecture Lecture 1

Digital Circuits.

Eng. Ahmed M Bader El-Din October, 2018

Chapter5: Synchronous Sequential Logic – Part 3

Presentation transcript:

EEL-3705 TPS QUIZZES Chapters 6,7,8

Quiz 1

Quiz Design a FSM which implements the state equations given below.

Quiz Solutions

Quiz 2

Given the FSM below draw the state diagram and determine the output sequence

Solution

Quiz Simulation

Quiz 3

Given the following F and H equations, draw the equivalent FSM

Q16: Solution

Quiz 4

Given the Following State Diagram, derive logic expressions that relate ns to ps Unconditional

Truth Table

Ns1 and Ns0

Quiz 5

What is the output sequence (in hex) for the FSM given below? Hint: Develop state equations for F and H logic.

Solution Equations Truth Table Y = 0, 2, 1, 2, 0, 2, 1, 2

Quiz 6

Given this State Diagram, Draw the equivalent FSM Y=2 Y=3 Y=0 Y=1

Solution Truth Table

Schematic

Simulation

Quiz 7

Quiz – 3 Bit Even Counter Find the state equations for ns and Y in terms of ps

Quiz - Solution Truth Table

Quiz By Inspection

Quiz By Inspection

Quiz 8

Quiz Given the following expressions for Y and NS in terms of PS, Draw the State Diagram Hint: Construct TT

Solution PS1PS0NS1NS0Y3Y2Y1Y0Y D Truth Table 1.Find Y as function of PS 2.Find NS as function of PS 3.Determine State Diagram 4.Read Y

Solution Output Sequence is D,6,8,4