TOPIC : Signature Analysis. Introduction Signature analysis is a compression technique based on the concept of (CRC) Cyclic Redundancy Checking It realized.

Slides:



Advertisements
Similar presentations
Noise, Information Theory, and Entropy (cont.) CS414 – Spring 2007 By Karrie Karahalios, Roger Cheng, Brian Bailey.
Advertisements

Computer Interfacing and Protocols
10.1 Chapter 10 Error Detection and Correction Copyright © The McGraw-Hill Companies, Inc. Permission required for reproduction or display.
Lecture 12 Layer 2 – Data Link Layer Protocols
CHANNEL CODING REED SOLOMON CODES.
Data and Computer Communications Tenth Edition by William Stallings Data and Computer Communications, Tenth Edition by William Stallings, (c) Pearson Education.
Introduction to Information Technologies
Error Detection and Correction Parity Schemes: Modulo 2 addition (XOR) Word parity Block Parity.
Data and Computer Communications
5/13/2015 Based on text by S. Mourad "Priciples of Electronic Systems" Digital Testing: Built-in Self-test.
1 EE 587 SoC Design & Test Partha Pande School of EECS Washington State University
Copyright 2005, Agrawal & BushnellVLSI Test: Lecture 21alt1 Lecture 21alt BIST -- Built-In Self-Test (Alternative to Lectures 25, 26 and 27) n Definition.
Design for Testability Theory and Practice Lecture 11: BIST
UNIT INSTRUMENT DEMONSTRATION OF CRC GENERATION Imran Shafique Ansari Saif Ahmad Ahmad Qutb Al-Deen
Comparison of LFSR and CA for BIST
TOPIC - BIST architectures I
BIST AND DATA COMPRESSION 1 JTAG COURSE spring 2006 Andrei Otcheretianski.
Error Detection and Correction
Error Detection and Correction Rizwan Rehman Centre for Computer Studies Dibrugarh University.
McGraw-Hill©The McGraw-Hill Companies, Inc., 2000 PART III: DATA LINK LAYER ERROR DETECTION AND CORRECTION 7.1 Chapter 10.
Generating Random Numbers in Hardware. Two types of random numbers used in computing: --”true” random numbers: ++generated from a physical source (e.g.,
Channel Coding and Error Control
1 Channel Coding (II) Cyclic Codes and Convolutional Codes.
Analyzing and Testing a justified Prime Number Jeong-kyu YANG Seok-kyu Kang ( Mid-term Presentation )
Cyclic Codes for Error Detection W. W. Peterson and D. T. Brown by Maheshwar R Geereddy.
1 SNS COLLEGE OF ENGINEERING Department of Electronics and Communication Engineering Subject: Digital communication Sem: V Cyclic Codes.
Session 1 Stream ciphers 1.
COEN 180 Erasure Correcting, Error Detecting, and Error Correcting Codes.
Cyclic Redundancy Check CRC Chapter CYCLIC CODES Cyclic codes are special linear block codes with one extra property. In a cyclic code, if a codeword.
More Digital circuits. Ripple Counter The most common counter The problem is that, because more than one output is changing at once, the signal is glichy.
Practical Session 10 Error Detecting and Correcting Codes.
Linear Feedback Shift Register. 2 Linear Feedback Shift Registers (LFSRs) These are n-bit counters exhibiting pseudo-random behavior. Built from simple.
TOPIC : Introduction to Compression Techniques UNIT 5 : BIST and BIST Architectures Module 5.4 Compression Techniques.
Page 1EL/CCUT T.-C. Huang May 2004 TCH CCUT Introduction to IC Test Tsung-Chu Huang ( 黃宗柱 ) Department of Electronic Eng. Chong Chou Institute of Tech.
1 © Unitec New Zealand CRC calculation and Hammings code.
1 Error Detection and Correction Martin Weiss. Slide 2 Objectives of this Meeting u Describe the major error detection techniques u Describe forward error.
10.1 Chapter 10 Error Detection and Correction Copyright © The McGraw-Hill Companies, Inc. Permission required for reproduction or display.
10.1 Chapter 10 Error Detection and Correction Copyright © The McGraw-Hill Companies, Inc. Permission required for reproduction or display.
10.1 Chapter 10 Error Detection and Correction Data can be corrupted during transmission. Some applications require that errors be detected and.
Error Detection. Data can be corrupted during transmission. Some applications require that errors be detected and corrected. An error-detecting code can.
McGraw-Hill©The McGraw-Hill Companies, Inc., 2000 PART III: DATA LINK LAYER ERROR DETECTION AND CORRECTION 7.1 Chapter 10.
TOPIC : Transition Count Compression UNIT 5 : BIST and BIST Architectures Module 5.4 Compression Techniques.
TOPIC : CBIST, CEBS UNIT 5 : BIST and BIST Architectures Module 5.2 Specific BIST Architectures.
10.1 Chapter 10 Error Detection and Correction Copyright © The McGraw-Hill Companies, Inc. Permission required for reproduction or display.
TOPIC : RTD, SST UNIT 5 : BIST and BIST Architectures Module 5.2 Specific BIST Architectures.
Part III: Data Link Layer Error Detection and Correction
Exercise in the previous class (1) Define (one of) (15, 11) Hamming code: construct a parity check matrix, and determine the corresponding generator matrix.
Practical Session 10 Computer Architecture and Assembly Language.
1.  How does the computer generate observations from various distributions specified after input analysis?  There are two main components to the generation.
1 Modeling Synchronous Logic Circuits Debdeep Mukhopadhyay Associate Professor Dept of Computer Science and Engineering NYU Shanghai and IIT Kharagpur.
Computer Architecture and Assembly Language
Introduction to Information Technologies
FIRST REVIEW.
DATA COMMUNICATION AND NETWORKINGS
Hardware Testing and Designing for Testability
DIGITAL 2 : EKT 221 RTL : Microoperations on a Single Register
VLSI Testing Lecture 14: Built-In Self-Test
Subject Name: Information Theory Coding Subject Code: 10EC55
Cryptography Lecture 15.
Stream Ciphers Day 18.
Introduction to Information Technologies
Sequential Logic for Synthesis Simulation using ModelSim
Transmission Errors Error Detection and Correction
Chapter 9 Error Detection and Correction
Error Detection and Correction
Computer Architecture and Assembly Language
Transmission Errors Error Detection and Correction
CH 6. Stream Ciphers Information Security & IoT Lab 김해용
Switching, Packets, Frames, Parity, Checksums, and CRCs
Presentation transcript:

TOPIC : Signature Analysis

Introduction Signature analysis is a compression technique based on the concept of (CRC) Cyclic Redundancy Checking It realized in hardware using linear feedback shift registers (LFSRs). In the simplest form of this scheme, the signature generator consists of a single- input LFSR.

A type 2 LFSR used as a signature analyzer The signature is the contents of the register after the last input bit has been sampled.

Number of possible LFSR For a test bit stream of length m, there are 2 m possible response streams, one of which is correct. It will be shown later that the structure of an LFSR distributes all possible input bit streams evenly over all possible signatures, i.e., the number of bit streams that produce a specific signature is

Shift Register Polynomial Division The theory behind the use of an LFSR for signature analysis is based on the concept of polynomial division, where reminder left in the register after completion of the test process corresponds to the final signature.

Example Figure shows a single-input signature analyzer where P *(x) = 1 + x 2 + x 4 + x 5. Let the input sequence be

Example continues..

Multiple-Input Signature Registers Signature analysis can be extended to testing multiple-output circuits. A single signature analyzer could be time- multiplexed, but that would require repeating the test sequence for each output, resulting in a potentially long test time. The most common technique is to use a multiple- input signature register (MISR). Here we assume that the CUT has n (or less) outputs. It is seen that this circuit operates as n single-input signature analyzers.