VLSI Design Lecture 3: Parasitics of CMOS Wires Mohammad Arjomand CE Department Sharif Univ. of Tech. Adapted with modifications from Harris’s lecture.

Slides:



Advertisements
Similar presentations
MICROWAVE FET Microwave FET : operates in the microwave frequencies
Advertisements

Topics Electrical properties of static combinational gates:
Physical structure of a n-channel device:
Metal Oxide Semiconductor Field Effect Transistors
VLSI Design Lecture 2: Basic Fabrication Steps and Layout
EE213 VLSI DesignStephen Daniels 2003 VLSI Design Design Rules EE213 VLSI Design.
Introduction to CMOS VLSI Design Lecture 3: CMOS Transistor Theory David Harris Harvey Mudd College Spring 2004.
Adapted from Digital Integrated Circuits, 2nd Ed. 1 IC Layout.
VLSI Design CMOS Transistor Theory. EE 447 VLSI Design 3: CMOS Transistor Theory2 Outline Introduction MOS Capacitor nMOS I-V Characteristics pMOS I-V.
Prof. John Nestor ECE Department Lafayette College Easton, Pennsylvania ECE VLSI Circuit Design Lecture 5 - Hierarchical.
Lecture 11: MOS Transistor
Introduction to VLSI Circuits and Systems, NCUT 2007 Chapter 6 Electrical Characteristic of MOSFETs Introduction to VLSI Circuits and Systems 積體電路概論 賴秉樑.
Lecture 15 OUTLINE MOSFET structure & operation (qualitative)
Introduction to CMOS VLSI Design Lecture 0: Introduction
Introduction to CMOS VLSI Design Lecture 3: CMOS Transistor Theory
S. Reda EN160 SP’08 Design and Implementation of VLSI Systems (EN1600) Lecture 18: Scaling Theory Prof. Sherief Reda Division of Engineering, Brown University.
The metal-oxide field-effect transistor (MOSFET)
CSCE 612: VLSI System Design Instructor: Jason D. Bakos.
Lecture #25a OUTLINE Interconnect modeling
11/3/2004EE 42 fall 2004 lecture 271 Lecture #27 MOS LAST TIME: NMOS Electrical Model – Describing the I-V Characteristics – Evaluating the effective resistance.
Modern VLSI Design 2e: Chapter 2 Copyright  1998 Prentice Hall PTR Topics n Basic fabrication steps n Transistor structures n Basic transistor behavior.
Circuit characterization and Performance Estimation
Lecture #51 Lecture #5 – VLSI Design Review zPhotolithography zPatterning Silicon zProcess steps used are: yStarts with Si wafer yThermal oxidation yPhotoresist.
Introduction Integrated circuits: many transistors on one chip.
Semiconductor Devices III Physics 355. Transistors in CPUs Moore’s Law (1965): the number of components in an integrated circuit will double every year;
Modern VLSI Design 3e: Chapter 2 Copyright  1998, 2002 Prentice Hall PTR Topics n Derivation of transistor characteristics.
Z. Feng VLSI Design 1.1 VLSI Design MOSFET Zhuo Feng.
CMOS Fabrication Details
MOS Capacitors MOS capacitors are the basic building blocks of CMOS transistors MOS capacitors distill the basic physics of MOS transistors MOS capacitors.
2. Transistors and Layout Fabrication techniques Transistors and wires Design rule for layout Basic concepts and tools for Layout.
Design Rules EE213 VLSI Design.
VLSI Design Lecture 2: Basic Fabrication Steps and Layout Mohammad Arjomand CE Department Sharif Univ. of Tech. Adapted with modifications from Harris’s.
Modern VLSI Design 4e: Chapter 2 Copyright  2009 Prentice Hall PTR Topics n Basic fabrication steps. n Transistor structures. n Basic transistor behavior.
Modern VLSI Design 4e: Chapter 2 Copyright  2009 Prentice Hall PTR Topics n Derivation of transistor characteristics.
Modern VLSI Design 3e: Chapter 2 Copyright  1998, 2002 Prentice Hall PTR Topics n Derivation of transistor characteristics.
EE 4345 Chapter 6 Derek Johnson Michael Hasni Rex Reeves Michael Custer.
The George Washington University School of Engineering and Applied Science Department of Electrical and Computer Engineering ECE122 – Lab 7 MOSFET Parameters.
Modern VLSI Design 2e: Chapter 3 Copyright  1998 Prentice Hall PTR Topics n Electrical properties of static combinational gates: –transfer characteristics;
Modern VLSI Design 3e: Chapter 2 Copyright  1998, 2002 Prentice Hall PTR Topics n Design rules and fabrication. n SCMOS scalable design rules. n Stick.
CSCE 613: Fundamentals of VLSI Chip Design Instructor: Jason D. Bakos.
Process Variation Mohammad Sharifkhani. Reading Textbook, Chapter 6 A paper in the reference.
Introduction to CMOS VLSI Design CMOS Fabrication and Layout Harris, 2004 Updated by Li Chen, 2010.
Modern VLSI Design 4e: Chapter 3 Copyright  2008 Wayne Wolf Topics n Pseudo-nMOS gates. n DCVS logic. n Domino gates. n Design-for-yield. n Gates as IP.
Modern VLSI Design 3e: Chapter 2Partly from 2002 Prentice Hall PTR week4-1 Lecture 10 Wire and Via Jan. 27, 2003.
Modern VLSI Design 3e: Chapter 2 Copyright  1998, 2002 Prentice Hall PTR Topics n Wire and via structures. n Wire parasitics. n Transistor parasitics.
CMOS Fabrication nMOS pMOS.
Topics Basic fabrication steps. Transistor structures.
1 Interconnect/Via. 2 Delay of Devices and Interconnect.
VLSI INTERCONNECTS IN VLSI DESIGN - PROF. RAKESH K. JHA
CMOS VLSI Design CMOS Transistor Theory
Modern VLSI Design 2e: Chapter 2 Copyright  1998 Prentice Hall PTR Topics n Basic fabrication steps n Transistor structures n Basic transistor behavior.
Modern VLSI Design 3e: Chapter 2Partly from 2002 Prentice Hall PTR week3-1 Lectures 6, 7 and 8 Transistor Function Jan. 17, 20 and 22, 2003.
CMOS VLSI Fabrication.
Modern VLSI Design 3e: Chapter 3 Copyright  1998, 2002 Prentice Hall PTR Topics n Electrical properties of static combinational gates: –transfer characteristics;
CHAPTER 6: MOSFET & RELATED DEVICES CHAPTER 6: MOSFET & RELATED DEVICES Part 2.
CMOS FABRICATION.
Introduction to CMOS VLSI Design CMOS Transistor Theory
CMOS VLSI Design 4th Ed. EEL 6167: VLSI Design Wujie Wen, Assistant Professor Department of ECE Lecture 3A: CMOs Transistor Theory Slides adapted from.
Topics Wire and via structures. Wire parasitics..
Microelectronic Circuit Design McGraw-Hill Chapter 4 Field-Effect Transistors Microelectronic Circuit Design Richard C. Jaeger Travis N. Blalock.
Derek Johnson Michael Hasni Rex Reeves Michael Custer
MOS Capacitance Unit IV : GATE LEVEL DESIGN VLSI DESIGN 17/02/2009
The Interconnect Delay Bottleneck.
Topics Design rules and fabrication SCMOS scalable design rules
Prof. Haung, Jung-Tang NTUTL
EE213 VLSI DesignStephen Daniels 2003 VLSI Design Design Rules EE213 VLSI Design.
Lecture #25 OUTLINE Device isolation methods Electrical contacts to Si
Lecture #15 OUTLINE Diode analysis and applications continued
Presentation transcript:

VLSI Design Lecture 3: Parasitics of CMOS Wires Mohammad Arjomand CE Department Sharif Univ. of Tech. Adapted with modifications from Harris’s lecture notes

Modern VLSI Design 4e: Chapter 2 Copyright  2009 Prentice Hall PTR Topics n Wire and via structures. n Wire parasitics. n Transistor parasitics. n Fabrication theory and practice.

Modern VLSI Design 4e: Chapter 2 Copyright  2009 Prentice Hall PTR Wires and vias p-tub poly n+ metal 1 metal 3 metal 2 vias

Modern VLSI Design 4e: Chapter 2 Copyright  2009 Prentice Hall PTR Metal interconnect n Many layers of metal interconnect are possible. –12 layers of metal are common. n Lower layers have smaller features, higher layers have larger features. n Can’t directly go from a layer to any other layer.

Modern VLSI Design 4e: Chapter 2 Copyright  2009 Prentice Hall PTR Copper interconnect n Much better electrical characteristics. n Copper is poisonous to semiconductors--- must be isolated from silicon. –Bottom layer of interconnect is aluminum.

Modern VLSI Design 4e: Chapter 2 Copyright  2009 Prentice Hall PTR Metal migration n Current-carrying capacity of metal wire depends on cross-section. Height is fixed, so width determines current limit. n Metal migration: when current is too high, electron flow pushes around metal grains. Higher resistance increases metal migration, leading to destruction of wire.

Modern VLSI Design 4e: Chapter 2 Copyright  2009 Prentice Hall PTR Metal migration problems and solutions n Marginal wires will fail after a small operating period—infant mortality. n Normal wires must be sized to accomodate maximum current flow: I max = 1.5 mA/  m of metal width. n Mainly applies to V DD /V SS lines.

Modern VLSI Design 4e: Chapter 2 Copyright  2009 Prentice Hall PTR Diffusion wire capacitance n Capacitances formed by p-n junctions: n+ (N D ) depletion region substrate (N A ) bottomwall capacitance sidewall capacitances

Modern VLSI Design 4e: Chapter 2 Copyright  2009 Prentice Hall PTR Depletion region capacitance n Zero-bias depletion capacitance: –C j0 =  si /x d. n Depletion region width: –x d0 = sqrt[(1/N A + 1/N D )2  si V bi /q]. n Junction capacitance is function of voltage across junction: –C j (V r ) = C j0 /sqrt(1 + V r /V bi )

Modern VLSI Design 4e: Chapter 2 Copyright  2009 Prentice Hall PTR Poly/metal wire capacitance n Two components: –parallel plate; –fringe. plate fringe

Modern VLSI Design 4e: Chapter 2 Copyright  2009 Prentice Hall PTR Metal coupling capacitances n Can couple to adjacent wires on same layer, wires on above/below layers: metal 2 metal 1

Modern VLSI Design 4e: Chapter 2 Copyright  2009 Prentice Hall PTR Example: parasitic capacitance measurement n n-diffusion: bottomwall=2 fF, sidewall=2 fF. n metal: plate=0.15 fF, fringe=0.72 fF. 3  m 0.75  m 1  m 1.5  m 2.5  m

Modern VLSI Design 4e: Chapter 2 Copyright  2009 Prentice Hall PTR Wire resistance n Resistance of any size square is constant:

Modern VLSI Design 4e: Chapter 2 Copyright  2009 Prentice Hall PTR Skin effect n At low frequencies, most of copper conductor’s cross section carries current. n As frequency increases, current moves to skin of conductor. –Back EMF induces counter-current in body of conductor. n Skin effect most important at gigahertz frequencies.

Modern VLSI Design 4e: Chapter 2 Copyright  2009 Prentice Hall PTR Skin effect, cont’d n Isolated conductor: n Conductor and ground: Low frequency High frequency Low frequency High frequency

Modern VLSI Design 4e: Chapter 2 Copyright  2009 Prentice Hall PTR Skin depth n Skin depth is depth at which conductor’s current is reduced to 1/3 = 37% of surface value: –  = 1/sqrt(  f  ) –f = signal frequency –  = magnetic permeability –  = wire conducitvity

Modern VLSI Design 4e: Chapter 2 Copyright  2009 Prentice Hall PTR Effect on resistance n Low frequency resistance of wire: –R dc = 1/  wt n High frequency resistance with skin effect: –R hf = 1/2  (w + t) n Resistance per unit length: –R ac = sqrt(R dc 2 +  R hf  2  Typically  = 1.2.

Modern VLSI Design 4e: Chapter 2 Copyright  2009 Prentice Hall PTR Transistor gate parasitics n Gate-source/drain overlap capacitance: gate sourcedrain overlap

Modern VLSI Design 4e: Chapter 2 Copyright  2009 Prentice Hall PTR Transistor source/drain parasitics n Source/drain have significant capacitance, resistance. n Measured same way as for wires. n Source/drain R, C may be included in Spice model rather than as separate parasitics.

Modern VLSI Design 4e: Chapter 2 Copyright  2009 Prentice Hall PTR Why we need design rules n Masks are tooling for manufacturing. n Manufacturing processes have inherent limitations in accuracy. n Design rules specify geometry of masks which will provide reasonable yields. n Design rules are determined by experience.

Modern VLSI Design 4e: Chapter 2 Copyright  2009 Prentice Hall PTR Design rules and yield n Design rules are determined by manufacturing process characteristics. n Design rules should provide adequate yield if followed. n Types of design rules: –Spacing. –Separation. –Composition.

Modern VLSI Design 4e: Chapter 2 Copyright  2009 Prentice Hall PTR Yield n Gamma distribution for yield of a single type of structure: –Y i = [1/(1+A  i )]  i. n Total yield for the process is the product of all yield components: –Y =  Y i.

Modern VLSI Design 4e: Chapter 2 Copyright  2009 Prentice Hall PTR Manufacturing problems n Photoresist shrinkage, tearing. n Variations in material deposition. n Variations in temperature. n Variations in oxide thickness. n Impurities. n Variations between lots. n Variations across a wafer.

Modern VLSI Design 4e: Chapter 2 Copyright  2009 Prentice Hall PTR Transistor problems n Varaiations in threshold voltage: –oxide thickness; –ion implanatation; –poly variations. n Changes in source/drain diffusion overlap. n Variations in substrate.

Modern VLSI Design 4e: Chapter 2 Copyright  2009 Prentice Hall PTR Wiring problems n Diffusion: changes in doping -> variations in resistance, capacitance. n Poly, metal: variations in height, width -> variations in resistance, capacitance. n Shorts and opens:

Modern VLSI Design 4e: Chapter 2 Copyright  2009 Prentice Hall PTR Oxide problems n Variations in height. n Lack of planarity -> step coverage. metal 1 metal 2

Modern VLSI Design 4e: Chapter 2 Copyright  2009 Prentice Hall PTR Via problems n Via may not be cut all the way through. n Undesize via has too much resistance. n Via may be too large and create short.

Modern VLSI Design 4e: Chapter 2 Copyright  2009 Prentice Hall PTR Scaling theory n Chips get better as features shrink in classical scaling theory: –Capacitive load goes down faster than current. n Classical scaling theory runs into complications at nanometer features. –Leakage. –Smaller supply voltage.

Modern VLSI Design 4e: Chapter 2 Copyright  2009 Prentice Hall PTR Scaling model  /x. W  W/x, L  L/x. t ox  t ox /x. N d  N d /x. V DD  V SS  (V DD  V SS )/x.

Modern VLSI Design 4e: Chapter 2 Copyright  2009 Prentice Hall PTR Current and capacitance scaling n Saturation drain current scales as 1/x. n Capacitance scales as 1/x. n Total performance over scaling: –[C’V’/l’]/[CV/l] = 1/x. –Circuit speeds up by factor x.

Modern VLSI Design 4e: Chapter 2 Copyright  2009 Prentice Hall PTR Interconnect scaling n Two varieties of interconnect scaling: –Ideal scaling reduces vertical and horizontal dimensions equally. –Constant dimension does not change wiring sizes. –Higher levels of interconnect are constant dimension---same as older technologies.

Modern VLSI Design 4e: Chapter 2 Copyright  2009 Prentice Hall PTR Interconnect scaling trends Ideal scalingConstant dimension Line width/spacingS1 Wire thicknessS1 Interlevel dielectricS1 Wire length1/sqrt(S) Resistance/unit length1/S 2 1 Capacitance/unit length11 RC delay1/S 3 1/S Current density1/SS

Modern VLSI Design 4e: Chapter 2 Copyright  2009 Prentice Hall PTR ITRS roadmap n Semiconductor industry projects fabrication trends. –Helps plan future technologies. n Roadmap describes features, technology required to get to those goals.

Modern VLSI Design 4e: Chapter 2 Copyright  2009 Prentice Hall PTR ITRS roadmap CPU metal pitch CPU gate length ASIC gate length