Caltech CS184 Winter2003 -- DeHon 1 CS184a: Computer Architecture (Structure and Organization) Day 16: February 14, 2003 Interconnect 6: MoT.

Slides:



Advertisements
Similar presentations
Penn ESE534 Spring DeHon 1 ESE534: Computer Organization Day 14: March 19, 2014 Compute 2: Cascades, ALUs, PLAs.
Advertisements

Balancing Interconnect and Computation in a Reconfigurable Array Dr. André DeHon BRASS Project University of California at Berkeley Why you don’t really.
Caltech CS184a Fall DeHon1 CS184a: Computer Architecture (Structures and Organization) Day17: November 20, 2000 Time Multiplexing.
Penn ESE Spring DeHon 1 ESE (ESE534): Computer Organization Day 15: March 12, 2007 Interconnect 3: Richness.
CS294-6 Reconfigurable Computing Day 8 September 17, 1998 Interconnect Requirements.
Caltech CS184a Fall DeHon1 CS184a: Computer Architecture (Structures and Organization) Day10: October 25, 2000 Computing Elements 2: Cascades, ALUs,
Caltech CS184a Fall DeHon1 CS184a: Computer Architecture (Structures and Organization) Day8: October 18, 2000 Computing Elements 1: LUTs.
Penn ESE Spring DeHon 1 ESE (ESE534): Computer Organization Day 9: February 7, 2007 Instruction Space Modeling.
DeHon March 2001 Rent’s Rule Based Switching Requirements Prof. André DeHon California Institute of Technology.
CS294-6 Reconfigurable Computing Day 10 September 24, 1998 Interconnect Richness.
Penn ESE Fall DeHon 1 ESE (ESE534): Computer Organization Day 19: March 26, 2007 Retime 1: Transformations.
Penn ESE Spring DeHon 1 ESE (ESE534): Computer Organization Day 13: February 26, 2007 Interconnect 1: Requirements.
Penn ESE Spring DeHon 1 ESE (ESE534): Computer Organization Day 26: April 18, 2007 Et Cetera…
Penn ESE Spring DeHon 1 ESE (ESE534): Computer Organization Day 11: February 14, 2007 Compute 1: LUTs.
CS294-6 Reconfigurable Computing Day 2 August 27, 1998 FPGA Introduction.
CS294-6 Reconfigurable Computing Day 12 October 1, 1998 Interconnect Population.
CS294-6 Reconfigurable Computing Day 14 October 7/8, 1998 Computing with Lookup Tables.
Penn ESE Spring DeHon 1 ESE (ESE534): Computer Organization Day 18: March 21, 2007 Interconnect 6: MoT.
Penn ESE Spring DeHon 1 ESE (ESE534): Computer Organization Day 16: March 14, 2007 Interconnect 4: Switching.
7/13/ EE4271 VLSI Design VLSI Routing. 2 7/13/2015 Routing Problem Routing to reduce the area.
Penn ESE Spring DeHon 1 FUTURE Timing seemed good However, only student to give feedback marked confusing (2 of 5 on clarity) and too fast.
Penn ESE Spring DeHon 1 ESE (ESE534): Computer Organization Day 14: February 28, 2007 Interconnect 2: Wiring Requirements and Implications.
ECE 506 Reconfigurable Computing Lecture 8 FPGA Placement.
Caltech CS184 Winter DeHon 1 CS184a: Computer Architecture (Structure and Organization) Day 13: February 4, 2005 Interconnect 1: Requirements.
Caltech CS184 Winter DeHon 1 CS184a: Computer Architecture (Structure and Organization) Day 15: February 12, 2003 Interconnect 5: Meshes.
ESE Spring DeHon 1 ESE534: Computer Organization Day 19: April 7, 2014 Interconnect 5: Meshes.
Global Routing.
CALTECH CS137 Winter DeHon 1 CS137: Electronic Design Automation Day 2: January 6, 2006 Spatial Routing.
Penn ESE534 Spring DeHon 1 ESE534: Computer Organization Day 11: March 3, 2014 Instruction Space Modeling 1.
CBSSS 2002: DeHon Costs André DeHon Wednesday, June 19, 2002.
Caltech CS184a Fall DeHon1 CS184a: Computer Architecture (Structures and Organization) Day11: October 30, 2000 Interconnect Requirements.
Caltech CS184 Winter DeHon 1 CS184a: Computer Architecture (Structure and Organization) Day 7: January 24, 2003 Instruction Space.
Caltech CS184 Winter DeHon 1 CS184a: Computer Architecture (Structure and Organization) Day 18: February 18, 2005 Interconnect 6: MoT.
Caltech CS184b Winter DeHon 1 CS184b: Computer Architecture [Single Threaded Architecture: abstractions, quantification, and optimizations] Day9:
CprE / ComS 583 Reconfigurable Computing Prof. Joseph Zambreno Department of Electrical and Computer Engineering Iowa State University Lecture #4 – FPGA.
Caltech CS184 Winter DeHon 1 CS184a: Computer Architecture (Structure and Organization) Day 14: February 10, 2003 Interconnect 4: Switching.
CALTECH CS137 Winter DeHon CS137: Electronic Design Automation Day 13: February 20, 2002 Routing 1.
CBSSS 2002: DeHon Interconnect André DeHon Thursday, June 20, 2002.
Penn ESE534 Spring DeHon 1 ESE534: Computer Organization Day 18: April 2, 2014 Interconnect 4: Switching.
Caltech CS184 Winter DeHon 1 CS184a: Computer Architecture (Structure and Organization) Day 16: February 14, 2005 Interconnect 4: Switching.
CALTECH CS137 Spring DeHon 1 CS137: Electronic Design Automation Day 5: April 12, 2004 Covering and Retiming.
Caltech CS184 Winter DeHon 1 CS184a: Computer Architecture (Structure and Organization) Day 13: February 6, 2003 Interconnect 3: Richness.
Caltech CS184 Winter DeHon 1 CS184a: Computer Architecture (Structure and Organization) Day 8: January 27, 2003 Empirical Cost Comparisons.
Caltech CS184 Winter DeHon 1 CS184a: Computer Architecture (Structure and Organization) Day 11: January 31, 2005 Compute 1: LUTs.
ESE Spring DeHon 1 ESE534: Computer Organization Day 18: March 26, 2012 Interconnect 5: Meshes (and MoT)
Caltech CS184a Fall DeHon1 CS184a: Computer Architecture (Structures and Organization) Day14: November 10, 2000 Switching.
Penn ESE534 Spring DeHon 1 ESE534: Computer Organization Day 11: February 20, 2012 Instruction Space Modeling.
ESE Spring DeHon 1 ESE534: Computer Organization Day 20: April 9, 2014 Interconnect 6: Direct Drive, MoT.
Caltech CS184 Winter DeHon 1 CS184a: Computer Architecture (Structure and Organization) Day 12: February 5, 2003 Interconnect 2: Wiring Requirements.
CALTECH CS137 Fall DeHon 1 CS137: Electronic Design Automation Day 18: November 14, 2005 Dual Objective Dynamic Programming.
Penn ESE534 Spring DeHon 1 ESE534: Computer Organization Day 17: March 29, 2010 Interconnect 2: Wiring Requirements and Implications.
CALTECH CS137 Winter DeHon 1 CS137: Electronic Design Automation Day 8: January 27, 2006 Cellular Placement.
CALTECH CS137 Fall DeHon 1 CS137: Electronic Design Automation Day 21: November 28, 2005 Routing 1.
Caltech CS184 Winter DeHon 1 CS184a: Computer Architecture (Structure and Organization) Day 10: January 28, 2005 Empirical Comparisons.
Caltech CS184a Fall DeHon1 CS184a: Computer Architecture (Structures and Organization) Day12: November 1, 2000 Interconnect Requirements and Richness.
ESE534: Computer Organization
ESE532: System-on-a-Chip Architecture
ESE534: Computer Organization
ESE534 Computer Organization
ESE532: System-on-a-Chip Architecture
CS184a: Computer Architecture (Structure and Organization)
Defect Tolerance for Nanocomputer Architecture
ESE534: Computer Organization
ESE534: Computer Organization
ESE534: Computer Organization
ESE534: Computer Organization
ESE534: Computer Organization
CS184a: Computer Architecture (Structures and Organization)
ESE534: Computer Organization
CS184a: Computer Architecture (Structure and Organization)
Presentation transcript:

Caltech CS184 Winter DeHon 1 CS184a: Computer Architecture (Structure and Organization) Day 16: February 14, 2003 Interconnect 6: MoT

Caltech CS184 Winter DeHon 2 Previously HSRA/BFT – natural hierarchical network –Switches scale O(N) Mesh – natural 2D network –Switches scale  (N p+0.5 )

Caltech CS184 Winter DeHon 3 Today Good Mesh properties HSRA vs. Mesh MoT Grand unified network theory –MoT vs. HSRA –MoT vs. Mesh

Caltech CS184 Winter DeHon 4 Mesh 1.Wire delay can be Manhattan Distance 2.Network provides Manhattan Distance route from source to sink

Caltech CS184 Winter DeHon 5 HSRA/BFT Physical locality does not imply logical closeness

Caltech CS184 Winter DeHon 6 HSRA/BFT Physical locality does not imply logical closeness May have to route twice the Manhattan distance

Caltech CS184 Winter DeHon 7 Tree Shortcuts Add to make physically local things also logically local Now wire delay always proportional to Manhattan distance May still be 2  longer wires

Caltech CS184 Winter DeHon 8 BFT/HSRA ~ 1D Essentially one- dimensional tree –Laid out well in 2D

Caltech CS184 Winter DeHon 9 Consider Full Population Tree ToM Tree of Meshes

Caltech CS184 Winter DeHon 10 Can Fold Up

Caltech CS184 Winter DeHon 11 Gives Uniform Channels Works nicely p=0.5 Channels log(N) [Greenberg and Leiserson, Appl. Math Lett. v1n2p171, 1988]

Caltech CS184 Winter DeHon 12 Gives Uniform Channels (and add shortcuts)

Caltech CS184 Winter DeHon 13 How wide are channels?

Caltech CS184 Winter DeHon 14 How wide are channels?

Caltech CS184 Winter DeHon 15 How wide are channels? A constant factor wider than lower bound! P=2/3  ~8 P=3/4  ~5.5

Caltech CS184 Winter DeHon 16 Implications Tree never requires more than constant factor more wires than mesh –Even w/ the non-minimal length routes –Even w/out shortcuts Mesh global route upper bound channel width is O(N p-0.5 ) –Can always use fold- squash tree as the route

Caltech CS184 Winter DeHon 17 MoT

Caltech CS184 Winter DeHon 18 Recall: Mesh Switches Switches per switchbox: –6w/L seg Switches into network: –(K+1) w Switches per PE: –6w/L seg + Fc  (K+1) w –w = cN p-0.5 –Total  N p-0.5 Total Switches: N*(Sw/PE)  N p+0.5 > N

Caltech CS184 Winter DeHon 19 Recall: Mesh Switches Switches per PE: –6w/L seg + Fc  (K+1) w –w = cN p-0.5 –Total  N p-0.5 Not change for –Any constant Fc –Any constant L seg

Caltech CS184 Winter DeHon 20 Mesh of Trees Hierarchical Mesh Build Tree in each column [Leighton/FOCS 1981]

Caltech CS184 Winter DeHon 21 Mesh of Trees Hierarchical Mesh Build Tree in each column …and each row [Leighton/FOCS 1981]

Caltech CS184 Winter DeHon 22 Mesh of Trees More natural 2D structure Maybe match 2D structure better? –Don’t have to route out of way

Caltech CS184 Winter DeHon 23 Support P P=0.5 P=0.75

Caltech CS184 Winter DeHon 24 MoT Parameterization Support C with additional trees C=1 C=2

Caltech CS184 Winter DeHon 25 Mesh of Trees Logic Blocks –Only connect at leaves of tree Connect to the C trees (4C)

Caltech CS184 Winter DeHon 26 Switches Total Tree switches –2 C (switches/tree) Sw/Tree:

Caltech CS184 Winter DeHon 27 Switches Total Tree switches –2 C (switches/tree) Sw/Tree:

Caltech CS184 Winter DeHon 28 Switches Only connect to leaves of tree C  (K+1) switches per leaf Total switches  Leaf + Tree  O(N)

Caltech CS184 Winter DeHon 29 Wires Design: O(N p ) in top level Total wire width of channels: O(N p ) –Another geometric sum No detail route guarantee (at present)

Caltech CS184 Winter DeHon 30 Empirical Results Benchmark: Toronto 20 Compare to L seg =1, L seg =4 –CLMA ~ 8K LUTs Mesh(L seg =4): w=14  122 switches MoT(p=0.67): C=4  89 switches –Benchmark wide: 10% less CLMA largest Asymptotic advantage

Caltech CS184 Winter DeHon 31 Shortcuts Strict Tree –Same problem with physically far, logically close

Caltech CS184 Winter DeHon 32 Shortcuts Empirical –Shortcuts reduce C –But net increase in total switches

Caltech CS184 Winter DeHon 33 Staggering With multiple Trees –Offset relative to each other –Avoids worst-case discrete breaks –One reason don’t benefit from shortcuts

Caltech CS184 Winter DeHon 34 Flattening Can use arity other than two

Caltech CS184 Winter DeHon 35 MoT Parameters Shortcuts Staggering Corner Turns Arity Flattening

Caltech CS184 Winter DeHon 36 MoT Layout Main issue is layout 1D trees in multilayer metal

Caltech CS184 Winter DeHon 37 Row/Column Layout

Caltech CS184 Winter DeHon 38 Row/Column Layout

Caltech CS184 Winter DeHon 39 Composite Logic Block Tile

Caltech CS184 Winter DeHon 40 P=0.75 Row/Column Layout

Caltech CS184 Winter DeHon 41 P=0.75 Row/Column Layout

Caltech CS184 Winter DeHon 42 MoT Layout Easily laid out in Multiple metal layers –Minimal O(N p-0.5 ) layers Contain constant switching area per LB –Even with p>0.5

Caltech CS184 Winter DeHon 43 Relation?

Caltech CS184 Winter DeHon 44 How Related? What lessons translate amongst networks? Once understand design space –Get closer together Ideally –One big network design we can parameterize

Caltech CS184 Winter DeHon 45 MoT  HSRA (P=0.5)

Caltech CS184 Winter DeHon 46 MoT  HSRA (p=0.75)

Caltech CS184 Winter DeHon 47 MoT  HSRA A C MoT maps directly onto a 2C HSRA –Same p’s HSRA can route anything MoT can

Caltech CS184 Winter DeHon 48 HSRA  MoT Decompose and look at rows Add homogeneous, upper-level corner turns

Caltech CS184 Winter DeHon 49 HSRA  MoT

Caltech CS184 Winter DeHon 50 HSRA  MoT

Caltech CS184 Winter DeHon 51 HSRA  MoT

Caltech CS184 Winter DeHon 52 HSRA  MoT HSRA + HSRA T = MoT w/ H-UL-CT –Same C, P –H-UL-CT: Homogeneous, Upper-Level, Corner Turns

Caltech CS184 Winter DeHon 53 HSRA  MoT (p=0.75)

Caltech CS184 Winter DeHon 54 HSRA  MoT (p=0.75) Can organize HSRA as MoT P>0.5 MoT layout –Tells us how to layout p>0.5 HSRA

Caltech CS184 Winter DeHon 55 MoT vs. Mesh MoT has Geometric Segment Lengths Mesh has flat connections MoT must climb tree –Parameterize w/ flattening MoT has O(N p-0.5 ) less switches

Caltech CS184 Winter DeHon 56 MoT vs. Mesh Wires –Asymptotically the same (p>0.5) –Cases where Mesh requires constant less –Cases where require same number

Caltech CS184 Winter DeHon 57 Admin Monday = President’s Day Holiday –No Class –(CS Systems down for Maintenance) –Assignment due Wed. as a result

Caltech CS184 Winter DeHon 58 Big Ideas Networks driven by same wiring requirements –Have similar wiring asymptotes Can bound –Network differences –Worst-case mesh global routing Hierarchy structure allows to save switches –O(N) vs.  (N p+0.5 )