How Computers Work Lecture 9 Page 1 How Computers Work Lecture 9 The Static Discipline + Regular Logic The Statistical Nature of the Universe, and how.

Slides:



Advertisements
Similar presentations
CMOS Logic Circuits.
Advertisements

Lecture 15 Finite State Machine Implementation
Digital Design: Combinational Logic Blocks
CSET 4650 Field Programmable Logic Devices
CS370 – Spring 2003 Programmable Logic Devices PALs/PLAs.
Programmable Logic PAL, PLA.
Programmable Logic Devices
1 Programmable Logic. 2 Prgrammable Logic Organization Pre-fabricated building block of many AND/OR gates (or NOR, NAND) "Personalized" by making or breaking.
Ch 11 Bipolar Transistors and Digital Circuits
©2004 Brooks/Cole FIGURES FOR CHAPTER 9 MULTIPLEXERS, DECODERS, AND PROGRAMMABLE LOGIC DEVICES Click the mouse to move to the next page. Use the ESC key.
Microelectronic Circuits, Sixth Edition Sedra/Smith Copyright © 2010 by Oxford University Press, Inc. C H A P T E R 13 CMOS Digital Logic Circuits.
ECE C03 Lecture 41 Lecture 4 Combinational Logic Implementation Technologies Prith Banerjee ECE C03 Advanced Digital Design Spring 1998.
ENGIN112 L38: Programmable Logic December 5, 2003 ENGIN 112 Intro to Electrical and Computer Engineering Lecture 38 Programmable Logic.
Week 9b, Slide 1EECS42, Spring 2005Prof. White Week 9b OUTLINE Digital logic functions NMOS logic gates The CMOS inverter Reading Rabaey et al.: Section.
Computer Engineering 222. VLSI Digital System Design Introduction.
Lecture 21 Today we will Revisit the CMOS inverter, concentrating on logic 0 and logic 1 inputs Come up with an easy model for MOS transistors involved.
Lecture #24 Gates to circuits
1 CS 140L Lecture 1 CK Cheng CSE Dept. UC San Diego Copyright © 2007 Elsevier.
1 CS 140L Lecture 1 CK Cheng CSE Dept. UC San Diego.
Multiplexers, Decoders, and Programmable Logic Devices
Computer ArchitectureFall 2008 © August 20 th, Introduction to Computer Architecture Lecture 2 – Digital Logic Design.
ECE 331 – Digital System Design Tristate Buffers, Read-Only Memories and Programmable Logic Devices (Lecture #16) The slides included herein were taken.
ECE 331 – Digital System Design Electrical Characteristics of Logic Gates, Circuit Design Considerations, and Programmable Logic Devices.
PLAs Programmable Logic Arrays
ECEN 248: INTRODUCTION TO DIGITAL SYSTEMS DESIGN Lecture 5 Dr. Shi Dept. of Electrical and Computer Engineering.
Field-Effect Transistors 1.Understand MOSFET operation. 2. Understand the basic operation of CMOS logic gates. 3. Make use of p-fet and n-fet for logic.
W. G. Oldham EECS 40 Fall 2001 Lecture 2 Copyright Regents of University of California The CMOS Inverter: Current Flow during Switching V IN V OUT V DD.
CS 151 Digital Systems Design Lecture 38 Programmable Logic.
Digital Integrated Circuits© Prentice Hall 1995 Inverter THE INVERTERS.
Charles Kime & Thomas Kaminski © 2004 Pearson Education, Inc. Terms of Use (Hyperlinks are active in View Show mode) Terms of Use Lecture 13 – Programmable.
9/20/6Lecture 3 - Instruction Set - Al1 Address Decoding for Memory and I/O.
Gheorghe M. Ştefan
Ch 10 MOSFETs and MOS Digital Circuits
Chapter 3 Digital Logic Structures. 3-2 Transistor: Building Block of Computers Microprocessors contain millions of transistors Intel Pentium 4 (2000):
Evolution in Complexity Evolution in Transistor Count.
Chapter 2: Fundamentals of Digital Electronics Dr Mohamed Menacer Taibah University
We know binary We know how to add and subtract in binary –Same as in decimal Next up: learn how apply this knowledge Boolean and Binary Inputs.
CSE Autumn CMOS I - 1 MOS Technology zUnderlying implementation technology of virtually all hardware components in wide-spread use today zObeying.
Arithmetic Building Blocks
Modern VLSI Design 4e: Chapter 6 Copyright  2008 Wayne Wolf Topics Memories: –ROM; –SRAM; –DRAM; –Flash. Image sensors. FPGAs. PLAs.
4-1 Introduction Chapter # 4: Programmable and Steering Logic.
CHAPTER 9 MULTIPLEXERS, DECODERS, AND PROGRAMMABLE LOGIC DEVICES
CS/EE 3700 : Fundamentals of Digital System Design
Figure 3.1 Logic values as voltage levels Figure 3.2 NMOS transistor as a switch DrainSource x = "low"x = "high" (a) A simple switch controlled by the.
Modern VLSI Design 3e: Chapter 3Partly from 2002 Prentice Hall PTR week5-1 Lecture 14 CMOS Logic Gates Feb. 5, 2003.
ECE442: Digital ElectronicsSpring 2008, CSUN, Zahid Static CMOS Logic ECE442: Digital Electronics.
1 Transistors, Boolean Algebra Lecture 2 Digital Design and Computer Architecture Harris & Harris Morgan Kaufmann / Elsevier, 2007.
Logical Circuits Philip Gebhardt 3/15/2011. Logic Circuits Negative, Positive, and Complimentary circuits Logic Gates Programmable Logic Devices.
Chapter 0 - reVieW Combinational Logic Circuit, Combinational Logic Circuit, Propagation Delay, Propagation Delay, Programmable Logic. Programmable Logic.
Chapter 3 How transistors operate and form simple switches
 Seattle Pacific University EE Logic System DesignNMOS-CMOS-1 Voltage-controlled Switches In order to build circuits that implement logic, we need.
Digital Integrated Circuits A Design Perspective
Solid-State Devices & Circuits
Static CMOS Logic Seating chart updates
CEC 220 Digital Circuit Design Programmable Logic Devices
CMOS Logic Gates. NMOS transistor acts as a switch 2 When gate voltage is 0 V No channel is formed current does not flow easily “open switch” When gate.
Logic and Computer Design Fundamentals, Fifth Edition Mano | Kime | Martin Copyright ©2016, 2008, 2004 by Pearson Education, Inc. All rights reserved.
EE415 VLSI Design. Read 4.1, 4.2 COMBINATIONAL LOGIC.
Computer Organization and Design Transistors & Logic - II Montek Singh Mon, Mar 14, 2011 Lecture 9.
Computer Organization and Design Transistors & Logic - I Montek Singh Wed, Oct 14, 2013 Lecture 9 1.
CSE477 L06 Static CMOS Logic.1Irwin&Vijay, PSU, 2003 CSE477 VLSI Digital Circuits Fall 2003 Lecture 06: Static CMOS Logic Mary Jane Irwin (
Computer Organization and Design Transistors & Logic - II Montek Singh Wed, Oct 17, 2012 Lecture 11.
CENG 241 Digital Design 1 Lecture 13
This chapter in the book includes: Objectives Study Guide
ETE Digital Electronics
This chapter in the book includes: Objectives Study Guide
This chapter in the book includes: Objectives Study Guide
Programmable Logic.
FIGURE 5-1 MOS Transistor, Symbols, and Switch Models
Presentation transcript:

How Computers Work Lecture 9 Page 1 How Computers Work Lecture 9 The Static Discipline + Regular Logic The Statistical Nature of the Universe, and how we make computers work despite it.

How Computers Work Lecture 9 Page 2 Analog vs. Digital Noise Tolerance

How Computers Work Lecture 9 Page 3 CMOS Inverter In Out

How Computers Work Lecture 9 Page 4 MOS (“Metal” Oxide Semiconductor) Transistors G S D G S D P Channel N Channel H L H L

How Computers Work Lecture 9 Page 5 Inverter H H L L

How Computers Work Lecture 9 Page 6 Inverter

How Computers Work Lecture 9 Page 7 CMOS Buffer In Out L H H L

How Computers Work Lecture 9 Page 8 Buffer H H L L

How Computers Work Lecture 9 Page 9 Buffer

How Computers Work Lecture 9 Page 10 The Digital Abstraction Part 1: The Static Discipline Noise Tx Rx V ol V oh V ih V il

How Computers Work Lecture 9 Page 11 Noise Margins and the Forbidden Zone Data Flow

How Computers Work Lecture 9 Page 12 Consequences of the Static Discipline V il V ih V ol V oh = Disallowed In Out Transfer Curve of a single input, single output device: Device Must have _______________ and be _______________ Gain Non-Linear

How Computers Work Lecture 9 Page 13 Recall that the probability of asynchronous arbitration metastability after a finite Tpd is non- zero So What about the Static Discipline? –A: It, like many abstractions you learn about in computer design is really a probabilistic one. –Parts fail too. Reliability typically follows a “bathtub” curve –If the probability of the static discipline failing is much less than the probability of any part failing, we can basically ignore the problem.

How Computers Work Lecture 9 Page 14 Other things in life are probabilistic too... In the February ‘97 issue of Scientific American, Richard E. Crandall, MIT Ph.D. Course 8 ‘73, chief scientist at NeXT, writes in “The Challenge of Large Numbers” : 1) The age of the universe is about _________________ years. 2) It would take a bird, pecking randomly on a keyboard, about 10 3,000,000 years to write “The Hound of the Baskervilles” 3) A full beer can, sitting on a level, steady table, will spontaneously topple due to quantum fluctuations about once every years. 4) The probability of a mouse living on the surface of the sun for a week is about 1 in ) The probability of you suddenly dematerializing on earth, materializing on Mars, then re-materializing on earth is about 1 in ^10

How Computers Work Lecture 9 Page 15 CMOS NOR A B Q LL L L H H H H H L L L

How Computers Work Lecture 9 Page 16 CMOS NAND A B Q LL L L H H H H H H H L

How Computers Work Lecture 9 Page 17 A Systematic Approach k Q0Q0 Q1Q1 Q N-1 k SELECT inputs N = 2 k OUTPUTs. Selected Q j HIGH All other Q j LOW The ROM

How Computers Work Lecture 9 Page 18 Lookup Table Implementation (1-Dimensional ROM) Ci Ci A A B B S S Co Co

How Computers Work Lecture 9 Page 19 NMOS NOR A B Q C

How Computers Work Lecture 9 Page 20 The Expandable Wire-NOR Pulldown Notation: HIGH horiz. input causes vertical output LOW Passive Pullup makes vertical line HIGH by default

How Computers Work Lecture 9 Page 21 ROM Architecture C o = ABC i + ABC i + ABC i + ABC i

How Computers Work Lecture 9 Page 22 General PLA Architecture AND Plane OR Plane

How Computers Work Lecture 9 Page 23 NMOS AND A B Q ?

How Computers Work Lecture 9 Page 24 PLA Implementation of Co = AB + BC i + AC i

How Computers Work Lecture 9 Page 25 PALS PLA with fixed OR plane Usually contain memory devices as well

How Computers Work Lecture 9 Page 26 22V10 PAL

How Computers Work Lecture 9 Page 27 Tree Structure N-input TREE has O(log (n)) levels... Signal propagation takes O(log (n)) gate delays. O(n) gates. A 2 A 1 A 4 A 3 A N

How Computers Work Lecture 9 Page 28 FPGAs Recognition that PLA 2-Level Architecture is poor match to many functions Network of many small programmable logic elements –ROMs –PLAs –Gates Programmable Interconnection Network

How Computers Work Lecture 9 Page 29 Xilinx 4000 FPGA CLB

How Computers Work Lecture 9 Page 30 FPGA Interconnect per CLB

How Computers Work Lecture 9 Page 31 FPGA Interconnect Matrix