Logic Gate Specifications Definitions. Currents and Voltages All currents are defined as positive when they flow into the terminal of a logical gate.

Slides:

Advertisements

Similar presentations

CMOS Logic Circuits.

Advertisements

Topics Electrical properties of static combinational gates:

Digital Components Introduction Gate Characteristics Logic Families

Selected Design Topics. Integrated Circuits Integrated circuit (informally, a chip) is a semiconductor crystal (most often silicon) containing the electronic.

Ch 3. Digital Circuits 3.1 Logic Signals and Gates (When N=1, 2 states)

CH14 BIPOLAR DIGITAL CIRCUITS The Ideal BJT Transistor Switch

Digital Electronics Logic Families TTL and CMOS.

Logic Families and Their Characteristics

Ch 11 Bipolar Transistors and Digital Circuits

(Neil weste p: ).  A MOS transistor is a majority-carrier device, in which the current in a conducting channel between the source and the drain.

Transistors These are three terminal devices, where the current or voltage at one terminal, the input terminal, controls the flow of current between the.

ISLAMIC UNIVERSITY OF GAZA Faculty of Engineering Computer Engineering Department EELE3321: Digital Electronics Course Asst. Prof. Mohammed Alhanjouri.

Microelectronic Circuits, Sixth Edition Sedra/Smith Copyright © 2010 by Oxford University Press, Inc. C H A P T E R 13 CMOS Digital Logic Circuits.

CMOS gates Electrical characteristics and timing TTL gates

Voltage Transfer Characteristic for TTL

3.4 Bipolar Logic 1. Diode Logic

ECES 352 Winter 2007Ch 11 Bipolar Digital Pt. 21 Simplified Transistor - Transistor Logic (TTL) *Transistor - Transistor Logic (TTL) *Simplified form of.

Digital Design: Chapters Chapter 1. Introduction Digital Design - Logic Design? Analog versus Digital Once-analog now goes digital –Still pictures.

Comparator circuits An ideal comparator compares two input voltages and produces a logic output signal whose value (high or low) depends on which of the.

ECES 352 Winter 2007Ch 11 Bipolar Digital Pt. 31 Transistor - Transistor Logic (TTL) iRiR i C3 vivi vovo *TTL basics of operation à Similar to that of.

© Digital Integrated Circuits 2nd Inverter CMOS Inverter: Digital Workhorse  Best Figures of Merit in CMOS Family  Noise Immunity  Performance  Power/Buffer.

Lecture #24 Gates to circuits

EE365 Adv. Digital Circuit Design Clarkson University Lecture #5

3.3 CMOS Logic 1. CMOS Logic Levels NextReturn Logic levels for typical CMOS Logic circuits. Logic 1 (HIGH) Logic 0 (LOW) Undefined Logic level 5.0V 3.5V.

1 Lecture 4: Transistor Summary/Inverter Analysis Subthreshold MOSFET currents IEEE Spectrum, 7/99, p. 26.

Chapter 6 – Selected Design Topics Part 1 – The Design Space Logic and Computer Design Fundamentals.

ECE 331 – Digital System Design Electrical Characteristics of Logic Gates, Circuit Design Considerations, and Programmable Logic Devices.

© 2000 Prentice Hall Inc. Figure 6.1 AND operation.

Power, Energy and Delay Static CMOS is an attractive design style because of its good noise margins, ideal voltage transfer characteristics, full logic.

Logic Families Introduction.

EET 252 Unit 2 Integrated Circuit Technologies

Digital logic families

Practical Aspects of Logic Gates COE 202 Digital Logic Design Dr. Aiman El-Maleh College of Computer Sciences and Engineering King Fahd University of Petroleum.

MOSFET As switches. Regions of Operation In analogue electronics, the MOSFETs are designed to operation in the pinch-off or saturation region. ▫They are.

CSET 4650 Field Programmable Logic Devices

EE 261 – Introduction to Logic Circuits

EET 1131 Unit 9 Logic Families

CSET 4650 Field Programmable Logic Devices Dan Solarek Logic Families Introduction & Overview.

Digital Devices. Implementing logic circuits Shorthand notation Electrical characteristics.

INTEGRATED CIRCUIT LOGIC FAMILY

CH111 Chapter 11 CMOS and TTL Circuits By Taweesak Reungpeerakul.

Topic 4: Digital Circuits

Digital Logic Families PHYS3360/AEP3630 Lecture 26 1.

1 Delay Estimation Most digital designs have multiple data paths some of which are not critical. The critical path is defined as the path the offers the.

Ch 10 MOSFETs and MOS Digital Circuits

Digital Design: Principles and Practices

ECE 353 Introduction to Microprocessor Systems Michael G. Morrow, P.E. Week 8.

EE210 Digital Electronics Class Lecture 2 March 27, 2008

Integrated Circuit Logic Families. Outline  Integrated Circuit Logic Families.

Chapter 07 Electronic Analysis of CMOS Logic Gates

Chapter 23 Alternating Current Circuits Capacitors and Capacitive Reactance The resistance in a purely resistive circuit has the same value at all.

ECE 331 – Digital System Design Constraints in Logic Circuit Design (Lecture #13) The slides included herein were taken from the materials accompanying.

Modern VLSI Design 2e: Chapter 3 Copyright  1998 Prentice Hall PTR Topics n Electrical properties of static combinational gates: –transfer characteristics;

Device Characterization ECE/ChE 4752: Microelectronics Processing Laboratory Gary S. May April 1, 2004.

Outline Introduction CMOS devices CMOS technology CMOS logic structures CMOS sequential circuits CMOS regular structures.

Logic Gates Chapter 6 Subject: Digital System Year: 2009.

Noise Margin 1 - David M. Zar - 12/7/2015 Noise Margin Definition n (from JEDEC Dictionary) Noise margin: The maximum voltage amplitude of extraneous signal.

Introduction to MicroElectronics

FPGA-Based System Design: Chapter 2 Copyright  2004 Prentice Hall PTR Topics n Logic gate delay. n Logic gate power consumption. n Driving large loads.

Solid-State Devices & Circuits

Modern VLSI Design 3e: Chapter 3 Copyright  1998, 2002 Prentice Hall PTR Topics n Electrical properties of static combinational gates: –transfer characteristics;

Electrical Characteristics of IC’s Part 2

University of Tehran 1 Interface Design Connections Omid Fatemi.

EE415 VLSI Design THE INVERTER [Adapted from Rabaey’s Digital Integrated Circuits, ©2002, J. Rabaey et al.]

EE Electronics Circuit Design Digital Logic Gates 14.2nMOS Logic Families 14.3Dynamic MOS Logic Families 14.4CMOS Logic Families 14.5TTL Logic.

Monostable Multivibrator

Physical Properties of Logic Devices Technician Series Created Mar

Digital Computer Electronics TTL

Chapter 1 Introduction to Electronics

Noise Margin Definition

Presentation transcript:

Logic Gate Specifications Definitions

Currents and Voltages All currents are defined as positive when they flow into the terminal of a logical gate. This includes the output terminals. All voltages are measured with respect to ground, unless otherwise specified. The first subscript on a voltage or current indicates the terminal where the parameter was measured. II is the current entering the input terminal. VO is the voltage at the output terminal.

Output Voltages V OHmin – CMOS: the largest output voltage when the absolute value of the slope of the voltage transfer characteristic is 1 – TTL: the minimumallowable voltage on the output pin when the value of the logical operation is a “1” and the output stage transistor is still in cut-off. V OLmax – CMOS: the smallest output voltage when the absolute value of the slope of the voltage transfer characteristic is 1 – TTL: the maximum allowable voltage on the output pin when the value of the logical operation is a “0” and the output stage transistor is still in saturation.

Input Voltages V IHmin – CMOS: the smaller of the two input voltages when the absolute value of the slope of the voltage transfer characteristic is 1 – TTL: the minimum voltage on the input pin that causes the output transistor to be in the same piecewise model as it is when 5V is applied to the input terminal. V ILmax – CMOS: the larger of the two input voltages found when the absolute value of the slope of the voltage transfer characteristic is 1 – TTL: the maximum voltage on an input pin that causes the output transistor to be in the same piecewise model as it is when 0V is applied to the input terminal.

Output Currents I OHmax – the maximum current that flow into the output terminal when the output of the logical circuit is a “1”. I OHmin – the minimum current that flow into the output terminal when the output of the logical circuit is a “1”. I OLmax – the maximum current that flow into the output terminal when the output of the logical circuit is a “0”. I OLmin – the minimum current that flow into the output terminal when the output of the logical circuit is a “0”.

Input Currents I IHmax – the maximum current that flow into the input terminal when the input of the logical circuit is a “1”. I IHmin – the minimum current that flow into the input terminal when the input of the logical circuit is a “1”. I ILmax – the maximum current that flow into the input terminal when the input of the logical circuit is a “0”. I ILmin – the minimum current that flow into the input terminal when the input of the logical circuit is a “0”.

Max and Min Currents If one of the currents at, for example, the output terminal is positive and the other is negative, then the positive current is I Omax and the negative current is I Omin. However, if one of the currents is 0A and the other is negative, then the negative current is assigned to be is I Omax and 0A is assigned to be I Omin.

Power Supplies V CC – Voltage of the positive power supply for the digital electronic circuit/the logic gate, usually used when some of the components in the circuit are bipolar junction transistors (BJTs) V DD – Voltage of the positive power supply for the digital electronic circuit/the logic gate, usually used when some of the components in the circuit are field effect transistors (FETs) -V CC – Voltage of the negative power supply for the digital electronic circuit/the logic gate, used when some of the components are BJTs. This is not commonly noted as the negative power supply voltage is typically ground. -V DD – Voltage of the negative power supply for the digital electronic circuit/the logic gate, used when some of the components are FETs. This is not commonly noted as the negative power supply voltage is typically ground

Undefined X – an undefined logic level that is associated with a voltage between V ILmax and V IHmin.

Fanout N – Fanout – Fanout is the maximum number of logic gates (exactly the same at the first one) that can be attached in parallel to the output of the logic gate.

Noise Margin DNM – Dynamic noise margin. This is the amount of noise at the output terminal of a gate that will cause the signal at the input of a cascaded gate to be recognized as the opposite logic level. NML – Noise margin low. The maximum amount of noise allowed at the output terminal of a logic gate that, added to V OLmax, will always be recognized as a low at the input of a cascaded gate. NMH – Noise margin high. The maximum amount of noise allowed at the output terminal of a gate that, subtracted from V OHmin, will always be recognized as a high at the input of a cascaded gate

Propagation Delay Time t pd is the time required for a change of voltage at the input terminals of a logic gate to cause a change in the voltage at the output of the gate. – Note that the rise time, t r, and the fall time, t f, do not have to be the same. – Also, the propagation delay time may not be the same length of time when the transition is from 0→1 as it is from 1→0. Electrons and holes do not move instantaneously, they have mobility, and there are capacitors and inductors in the circuit that must charge and discharge.