Intel: Lan Access Division Technion: High Speed Digital Systems Lab By: Leonid Yuhananov & Asaad Malshy Supervised by: Dr. David Bar-On.

Slides:



Advertisements
Similar presentations
IO Interfaces and Bus Standards. Interface circuits Consists of the cktry required to connect an i/o device to a computer. On one side we have data bus.
Advertisements

INPUT-OUTPUT ORGANIZATION
NetFPGA Project: 4-Port Layer 2/3 Switch Ankur Singla Gene Juknevicius
Intel: Lan Access Division Technion: High Speed Digital Systems Lab By: Leonid Yuhananov & Asaad Malshy Supervised by: Dr. David Bar-On.
Programmable Interval Timer
Microprocessor and Microcontroller
E-link IP for FE ASICs VFAT3/GdSP ASIC design meeting 19/07/2011.
Data Protection Card Submit: Assaf Matia Technion Guide: Eran Segev Rafael Guide: Henri Delmar Winter & Spring 2004.
Fiber Channel Video Controller uArchitecture Review Tsachy Kapchitz & Michael Grinkrug Super.: Alex Gurevich Technion Digital Lab, Elbit Systems.
COE 341: Data & Computer Communications (T061) Dr. Marwan Abu-Amara Chapter 1: Data Communications & Networking Overview.
Page 1 Simplifying MSO-based debug of designs with Xilinx FPGAs.
High Speed Digital Systems Lab Spring/Winter 2010 Midterm presentation Instructor: Rolf Hilgendorf Students: Elad Mor, Ilya Zavolsky Integration of an.
Fiber Channel Video Controller Mid-Project Review Tsachy Kapchitz & Michael Grinkrug Super.: Alex Gurovich Technion Digital Lab, Elbit Systems.
Reliable Data Storage using Reed Solomon Code Supervised by: Isaschar (Zigi) Walter Performed by: Ilan Rosenfeld, Moshe Karl Spring 2004 Part A Final Presentation.
1 Project supervised by: Dr Michael Gandelsman Project performed by: Roman Paleria, Avi Yona 12/5/2003 Multi-channel Data Acquisition System Mid-Term Presentation.
© 2009 Pearson Education, Upper Saddle River, NJ All Rights ReservedFloyd, Digital Fundamentals, 10 th ed Digital Fundamentals Tenth Edition Floyd.
1 Project supervised by: Dr Michael Gandelsman Project performed by: Roman Paleria, Avi Yona 26/4/2004 Multi-channel Data Acquisition System Final_A Presentation.
EEC-484/584 Computer Networks Lecture 13 Wenbing Zhao
Development of novel R/O electronics for LAr detectors Max Hess Controller ADC Data Reduction Ethernet 10/100Mbit Host Detector typical block.
1 EE365 More on sequential circuits. 2 Serial data systems (e.g., TPC)
1 Mid-term Presentation Implementation of generic interface To electronic components via USB2 Connection Supervisor Daniel Alkalay System architectures.
Final Presentation Momentum Measurement Card Project supervised by: Mony Orbach Project performed by: Hadas Preminger, Uri Niv.
1 TRANSCEIVER TECHNOLOGY Presentation explores the Transceiver Design using a leading Manufactures Sales and Specification Sheets in the field. 1. Signaling.
INPUT-OUTPUT ORGANIZATION
2 Lines Electronics I 2 C Analyzer Ching-Yen Beh Robert S. Stookey Advisor: Dr. J. W. Bruce.
May 17, USB 2.0 Transceiver Macrocell Steve McGowan - Intel Corporation Clarence Lewis - Texas Instruments Steve McGowan - Intel Corporation Clarence.
Data and Computer Communications Chapter 8 – Multiplexing
Elastic Buffer: data transfer in 2 clock domains Albert Chun (M.A.Sc. Candidate) Ottawa-Carleton Institute for Electrical & Computer Engineering (OCIECE)
Hardware Design of High Speed Switch Fabric IC. Overall Architecture.
Input/OUTPUT [I/O Module structure].
Intel: Lan Access Division Technion: High Speed Digital Systems Lab By: Leonid Yuhananov & Asaad Malshy Supervised by: Dr. David Bar-On.
1 Computer Communication & Networks Lecture 13 Datalink Layer: Local Area Network Waleed Ejaz
Part A Presentation High Speed Digital Signal Lab Students: Lotem Sharon Yuval Sela Instructor : Ina Rivkin.
TLA5000B Series Logic Analyzer Fact Sheet Breakthrough solutions for real-time digital systems analysis Featuring:  125 ps-resolution MagniVu™ acquisition.
WaveSurfer 3000 Oscilloscopes Public Release – July 1 st, 2014.
Universal Synchronous/Asynchronous Receiver/Transmitter (USART)
OPTO Link using Altera Stratix GX transceiver Jerzy Zieliński PERG group Warsaw.
Lecture 20: Communications Lecturers: Professor John Devlin Mr Robert Ross.
GBT Interface Card for a Linux Computer Carson Teale 1.
© 2009 Pearson Education, Upper Saddle River, NJ All Rights ReservedFloyd, Digital Fundamentals, 10 th ed Digital Fundamentals with PLD Programming.
Counter Application (Part B) By : Pn Siti Nor Diana Ismail CHAPTER 3.
ECS 152A 4. Communications Techniques. Asynchronous and Synchronous Transmission Timing problems require a mechanism to synchronize the transmitter and.
 8251A is a USART (Universal Synchronous Asynchronous Receiver Transmitter) for serial data communication.  Programmable peripheral designed for synchronous.
High Speed Digital System Lab Spring semester project  Instructor: Mony Orbach  Students: Pavel Shpilberg Ohad Fundoianu Ohad Fundoianu.
8279 KEYBOARD AND DISPLAY INTERFACING
Input/Output Computer component : Input/Output I/O Modules External Devices I/O Modules Function and Structure I/O Operation Techniques I/O Channels and.
Front-end readout study for SuperKEKB IGARASHI Youichi.
FeaturesBenefits MagniVu™ acquisitionAvoid missing events completely in either timing or state acquisition mode with higher sampling resolution (up to.
PROJECT - ZYNQ Yakir Peretz Idan Homri Semester - winter 2014 Duration - one semester.
FPGA firmware of DC5 FEE. Outline List of issue Data loss issue Command error issue (DCM to FEM) Command lost issue (PC with USB connection to GANDALF)
March 9, 2005 HBD CDR Review 1 HBD Electronics Preamp/cable driver on the detector. –Specification –Schematics –Test result Rest of the electronics chain.
80386DX functional Block Diagram PIN Description Register set Flags Physical address space Data types.
Technion - Israel institute of technology department of Electrical Engineering High speed digital systems laboratory 40Gbit Signal Generator for Ethernet.
High Speed Digital System Lab Final Presentation 1 semester project  Instructor: Mony Orbach  Students: Pavel Shpilberg Ohad Fundoianu.
8279 KEYBOARD AND DISPLAY INTERFACING
High Speed Digital Systems Lab Spring/Winter 2010 Project definition Instructor: Rolf Hilgendorf Students: Elad Mor, Ilya Zavolsky Integration of an A/D.
GBT protocol implementation on Xilinx FPGAs Csaba SOOS PH-ESE-BE-OT.
박 유 진.  Short RF Range(~10m)  Reduce range by obstruction  Low data rate(1Mbps)  Normal Audio data rate : 1.5 Mbps  CD Quality Audio data rate :
Status and Plans for Xilinx Development
Testing PCI Express Generation 1 & 2 with the RTO Oscilloscope
EKT124 Digital Electronics 1 Introduction to Digital Electronics
Framework For Upstream Synchronization and Alignment
E3165 DIGITAL ELECTRONIC SYSTEM
Data Link Issues Relates to Lab 2.
Serial Communication Interface: Using 8251
New DCM, FEMDCM DCM jobs DCM upgrade path
DATA COLLECTION MODULE II (DCM II) Stratix III
TELL1 A common data acquisition board for LHCb
COE 342: Data & Computer Communications (T042) Dr. Marwan Abu-Amara
Presentation transcript:

Intel: Lan Access Division Technion: High Speed Digital Systems Lab By: Leonid Yuhananov & Asaad Malshy Supervised by: Dr. David Bar-On

1. Goal 2. High Level Specifications:  Project definition.  HL Block diagram. 3. Detailed Block View:  Transceiver channel.  Processing block.  Logic Analyzer  Logic Analyzer Interface (LAI). 4. Plan  Gantt chart.  Deliverables: Semester 10G. Yearly 40G. 5. Demo - TBD

We want to tap onto 40G traffic and present it in a useful way.  Tap: Listen to the Link. ◦ Sniff the data transmitting on the line.  Present: View data on Logic analyzer. ◦ Parse the data into Ethernet II frames.  Useful: Easy to read and good for debug. ◦ Only the frames we are interested in will be presented. “Tracing 40Gbit Ethernet on a logic analyzer”

1. Goal 2. High Level Specifications:  Project definition.  HL Block diagram. 3. Detailed Block View:  Transceiver channel.  Processing block.  Logic Analyzer  Logic Analyzer Interface (LAI). 4. Plan  Gantt chart.  Deliverables: Semester 10G. Yearly 40G. 5. Demo - TBD

 In the Ingress direction: ◦ 2 10g optical lines in differential operation mode.  In the egress direction: ◦ 34x Mbps channels to logic analyzer.  Display: ◦ Output will be displayed on the logic analyzer in Ethernet II frame structure.

 SFP+ (optical Module): Converts the optical signal to an electrical one.  Transceiver channel: ◦ Physical Transceiver Channel: converts high speed serial data to lower speed parallel. ◦ In charge of decoding and data rate conversion and alignment.  Processing block: the unit that processes the data and generates the trigger due to our requirements.  LAI: Prepares the parallel data for external LA interfacing.

1. Goal 2. High Level Specifications:  Project definition.  HL Block diagram. 3. Detailed Block Definitions:  Transceiver channel.  Processing block.  Logic Analyzer  Logic Analyzer Interface (LAI). 4. Plan  Gantt chart.  Deliverables: Semester 10G. Yearly 40G. 5. Demo - TBD

 Receiver PMA: ◦ CDR– generates the transceiver clocks used to clock the receiver PMA and PCS blocks. ◦ Deserializer-Converts the high speed serial data to lower speed parallel bus.  10G BASE-R PHY: ◦ RX Gearbox: Is responsible for translating the 40-bit wide data from the receiver channel into 66-bit wide data to the PCS. ◦ 10G BASE-R PCS: It is responsible for functions such as 66B/64B decoding, descrambling, thus resulting in 8 one byte words + 8bits control word totaling 72 bits in the appropriate data rate.

 Programming Flow: 1.blocks going into our processing blocks and pass through a series of filters. 2.Using the control words, the data structure in the frames is determined. 3.The data words enter a FIFO queue. 4.When the required pattern is detected, a trigger is generated. 5.Both the data and the trigger are ready for the DDR output which is later read by the LA.

The data that enters to the block from the PHY isn’t aligned. Goal : Align data that comes from PHY The 66B/64B protocol  Start control word indicates start of packet.  While between the Ethernet frames there are inter-frame idles *.  Terminate control word indicates end of packets *There is minimum of 12 Idles between each Terminate and Start The output of processing block:  The start control word indicates the beginning of packet.  The start word is always aligned to the “top” word.

StartDIdleD DTStart DDIdleD D D DD D D D DT D D D D D D D D StartDIdleD D D DD D D D DTStartDIdleD CLK StartD D DI1Start DDDDDTIdleD DDDTDI7IdleD DTDI5DI6IdleD D DI4DI5IdleD D DI3DI4IdleD D DI2DI3IdleD D DI1DI2IdleD Start D D D D D D D D DD DD TD IdleD D D D D D D T StartIdle D D D D D D D DStart DD TD IdleD D D D D D D StartT DIdle D D D D D D DStart TD IdleD D D D D D D StartT DIdle D D D D D D Aligner Buffer Data In Aligned Data Aligner demo

The operation of alignment requires a lot of information on our incoming data, and this information is provided by an array of blocks.  Detector – Receives all data and provides 3 signals for each of the 8 words indicating Start/Terminate/Idle for each word.  Start locator – checks if there is a Start at the input frame, and returns place of Start and a “start exists” bit.  Terminate locator – checks if there is a Terminate at input frame, returns place of Terminate and a “terminate exists” bit.  The Aligner – if Start frame exists then it pushes bytes beginning with the Start (included) to FIFO. If Terminate exists then it pushes idles after Terminate (included) to FIFO, Idle* if there was a loss of idles.  Idle Padding Block – Generates Idle* until all idles lost are returned (counted internally).  FIFO – our output FIFO  Trigger Generator - search for certain pattern and if matched provides a Trigger signal to the LA.  Trigger Pattern Block – provides the pattern wanted by user.

 A logic analyzer is an electronic instrument which displays signals in a digital circuit. A logic analyzer may convert the captured data into timing diagrams, protocol decodes, state machine traces.  TLA7000 Series  6,528 Logic Analyzer Channels  500 ps (2 GHz) – serial data  ps (3.2 GHz) – signal integrity  625 ps (1.6 GHz) MIPI

 The double data rate is our output to the outer world (Logic Analyzer).  Since we want to utilize less LA pins using higher speeds, a double data rate is required.  Should be considered as a serializer, from 2 or more lines of a certain data rate, to a single line of double or more data rate.  The operation is based on a high speed DeMux, with a round around counter for its select bits.

1. Goal 2. High Level Specifications:  Project definition.  HL Block diagram. 3. Detailed Block Definitions:  Transceiver channel.  Processing block.  Logic Analyzer  Logic Analyzer Interface (LAI). 4. Plan  Gantt chart.  Deliverables: Semester 10G. Yearly 40G. 5. Demo - TBD

 Creating a basic data path using Altera.  Designing the micro-architecture of our final solution.  Design of each block on logical level.  Integration.

Stay tapped for more