Fast Fault Finder A Machine Protection Component.

Slides:



Advertisements
Similar presentations
Computer Architecture
Advertisements

Dr. Rabie A. Ramadan Al-Azhar University Lecture 3
1/1/ / faculty of Electrical Engineering eindhoven university of technology Processor support devices Part 1:Interrupts and shared memory dr.ir. A.C. Verschueren.
Computer System Overview
CSCI 4717/5717 Computer Architecture
FIU Chapter 7: Input/Output Jerome Crooks Panyawat Chiamprasert
Dirk Zimoch, EPICS Collaboration Meeting, Vancouver 2009 Real-Time Data Transfer using the Timing System (Original slides and driver code by Babak Kalantari)
Oscilloscope Watch Teardown. Agenda History and General overview Hardware design: – Block diagram and general overview – Choice of the microcontroller.
Using an FPGA to Control the Protection of National Security and Sailor Lives at Sea Brenda G. Martinez, Undergraduate Student K.L. Butler-Purry, Ph.D.,
COMP3221: Microprocessors and Embedded Systems Lecture 15: Interrupts I Lecturer: Hui Wu Session 1, 2005.
Architectural Support for Operating Systems. Announcements Most office hours are finalized Assignments up every Wednesday, due next week CS 415 section.
A Brief Overview of LabVIEW Data Acquisition (DAQ)
Computer System Overview
1 Computer System Overview OS-1 Course AA
EECE 344 – Microprocessors Quick Review. Information Representation Integer representation – whole numbers –Unsigned binary –2’s complement –Excess codes.
Chapter 7 Interupts DMA Channels Context Switching.
Computer System Structures memory memory controller disk controller disk controller printer controller printer controller tape-drive controller tape-drive.
Argonne National Laboratory is managed by The University of Chicago for the U.S. Department of Energy P0 Feedback Project: Merging EPICS with FPGA’s Nicholas.
I/O Tanenbaum, ch. 5 p. 329 – 427 Silberschatz, ch. 13 p
General System Architecture and I/O.  I/O devices and the CPU can execute concurrently.  Each device controller is in charge of a particular device.
Interrupts. What Are Interrupts? Interrupts alter a program’s flow of control  Behavior is similar to a procedure call »Some significant differences.
Chapter 10: Input / Output Devices Dr Mohamed Menacer Taibah University
APS BPM and power supply applications on micro-IOCs W. Eric Norum
Electronics for PS and LHC transformers Grzegorz Kasprowicz Supervisor: David Belohrad AB-BDI-PI Technical student report.
1 Computer System Overview Chapter 1. 2 n An Operating System makes the computing power available to users by controlling the hardware n Let us review.
Chapter 1 Computer System Overview Dave Bremer Otago Polytechnic, N.Z. ©2008, Prentice Hall Operating Systems: Internals and Design Principles, 6/E William.
Data Acquisition Data acquisition (DAQ) basics Connecting Signals Simple DAQ application Computer DAQ Device Terminal Block Cable Sensors.
Imperial College Tracker Slow Control & Monitoring.
CHAPTER 2: COMPUTER-SYSTEM STRUCTURES Computer system operation Computer system operation I/O structure I/O structure Storage structure Storage structure.
Silberschatz, Galvin, and Gagne  Applied Operating System Concepts Module 2: Computer-System Structures Computer System Operation I/O Structure.
2: Computer-System Structures
CHAPTER 3 TOP LEVEL VIEW OF COMPUTER FUNCTION AND INTERCONNECTION
Computer Architecture Lecture10: Input/output devices Piotr Bilski.
System bus.
(More) Interfacing concepts. Introduction Overview of I/O operations Programmed I/O – Standard I/O – Memory Mapped I/O Device synchronization Readings:
Ihr Logo Operating Systems Internals & Design Principles Fifth Edition William Stallings Chapter 1 Computer System Overview.
ICS – Software Engineering Group 1 The PCI Record EPICS Collaboration Meeting l May 2002 at BESSY, Germany May 2002 at BESSY, Germany David.
SNS Integrated Control System Timing Clients at SNS DH Thompson Epics Spring 2003.
Accessing I/O Devices Processor Memory BUS I/O Device 1 I/O Device 2.
13-Nov-15 (1) CSC Computer Organization Lecture 7: Input/Output Organization.
Interrupt driven I/O. MIPS RISC Exception Mechanism The processor operates in The processor operates in user mode user mode kernel mode kernel mode Access.
L/O/G/O Input Output Chapter 4 CS.216 Computer Architecture and Organization.
CE Operating Systems Lecture 2 Low level hardware support for operating systems.
80386DX functional Block Diagram PIN Description Register set Flags Physical address space Data types.
CE Operating Systems Lecture 2 Low level hardware support for operating systems.
Software development Control system of the new IGBT EE switch.
Input/Output Problems Wide variety of peripherals —Delivering different amounts of data —At different speeds —In different formats All slower than CPU.
IT3002 Computer Architecture
Interrupt driven I/O Computer Organization and Assembly Language: Module 12.
Processor Memory Processor-memory bus I/O Device Bus Adapter I/O Device I/O Device Bus Adapter I/O Device I/O Device Expansion bus I/O Bus.
Time Management.  Time management is concerned with OS facilities and services which measure real time.  These services include:  Keeping track of.
1 Device Controller I/O units typically consist of A mechanical component: the device itself An electronic component: the device controller or adapter.
1 Computer System Overview Chapter 1. 2 Operating System Exploits the hardware resources of one or more processors Provides a set of services to system.
ATLAS Pre-Production ROD Status SCT Version
Computer Architecture
CS703 - Advanced Operating Systems
Module 2: Computer-System Structures
Low Level RF Status Outline LLRF controls system overview
BIC 10503: COMPUTER ARCHITECTURE
Chapter 2: Operating-System Structures
Module 2: Computer-System Structures
Low Level RF Status Outline LLRF controls system overview
Module 2: Computer-System Structures
Chapter 2: Operating-System Structures
Module 2: Computer-System Structures
regDev Simple access to register based devices
Chapter 13: I/O Systems “The two main jobs of a computer are I/O and [CPU] processing. In many cases, the main job is I/O, and the [CPU] processing is.
Presentation transcript:

Fast Fault Finder A Machine Protection Component

Module description A VME module designed by Bill Ross to be used as a machine protection component in the L-Band Test Station. It uses Xilinx XC4VXS35 FPGA as a core logic IC. A system of multiple modules will be used to protect both the Modulator and the RF system. The system will monitor modulator voltage and current, RF power, oil and water temperatures, etc. Contains 4 “Fast” ADC channels sampled at 10MHz rate. Contains 10 “Slow” ADC channels sampled at 2KHz rate. All ADC’s are 12 bit (-2047 to +2048). RF fault in and out signal connectors are on the front panel. Modulator fault in and out signal connectors are on the front panel.

Module description, continued Trigger in signal connector is on the front panel. Transition module has a DB25 connector for “slow” signals. Fast signal history buffer can hold samples per channel. Buffer wraps around after 4.3 ms. Slow signal history buffer can hold 2048 samples per channel. Buffer wraps around after s. Capability, control, and status registers are located in a Configuration Rom space. Data memory maps to A32 memory space. RORA interrupts are implemented and up to 9 different interrupt sources can be enabled.

Fast Fault Finder and Transition Modules

Fast Fault Finder Module Test Setup

FFF Device Driver Overview The software consists of the following: –drvFFF.h contains global routine prototypes, definitions of some types, and definitions which lay out the module’s registers. –devFFF.c contains definitions of routines which handle all details of Epics record device support. Support for the following is implemented: ai and ao, for reading and writing the gain control registers. bi and bo, for bit level IO to/from control and status registers. longin and longout, for integer level IO to/from control and status registers. mbbo, for implementing menu based choices. stringin for reading short text. stringout is used to implement a general purpose register IO widget, where one can specify a register offset and read from it, or specify register offset and a value to write to it. mbbiDirect is used for displaying contents of status registers in bit format. mbboBits is used for manipulating contents of control registers on bit level. waveform is used for reading data from the history buffers.

FFF Device Driver Overview, continued –drvFFF.c contains data structures where configuration data for all defined FFF modules are kept, routines for register IO, routines for reading data from history buffers, and routines for handling interrupts. –drvFFF.dbd contains all device and driver definitions. The device driver code is implemented using Epics OSI routines. Modifications to Epics and vxWorks distributions were needed to be able to handle the FFF module’s VME addressing implementation. Support for the Configuration Rom mapping needed to be added. Procedure developed by Eric Bjorklund was followed. Access from devFFF.c code to routines in drvFFF.c is regulated using Epics Mutexes.

Device Support Functions Most functions are simple, where the epics record is used to either get or put a scalar value or an array of values from or to the hardware. Some functions are complex. An example of implemented complex functions is get or put a configuration string. This is associated with a waveform record. The get function formats a predefined list of register values into an ASCII string. The put function does the inverse of that. More complex functions may be added as needed.

Interrupt Handling Interrupts can be generated by various events. Of most interest are: –Caused by an external trigger. –Caused when history buffer recording stops. –Caused when a fault condition occurs. –Caused by a Hardware fault.

Interrupt Handling Implementation Interrupt Service Routine (ISR) does the following: –Reads the Interrupt Status Register (ISREG), this deactivates the IRQ line. (This is a RORA interrupter). –Stores the value from ISREG to be used by the callback routine. –Schedules a callback routine to be invoked, which continues handling the interrupt in normal processing context. Interrupt callback routine executes at low priority and does the following: –Uses the stored value of ISREG and reads other status registers to determine what should be done and does it. –Passes information to the devFFF.c routines to perform record scan as needed.

Some EDM screens

Another EDM Screen

Typical Noise

Waveform Threshold Setup Panel

Status Registers

Final Comments Presently the driver code is used with a FFF module testing and debugging IOC program. The device driver has all the primitive routines needed for testing. When the testing of these modules is complete, the software version will get frozen. The new version will be enhanced further to include some, yet to be designed, higher level functionality which might be needed when these FFF modules are integrated into the L-Band controls system. Without DMA, it takes about 77 ms to transfer all data from one module to local memory. The calculated data transfer rate is 5.1 Mbytes/sec. The L-Band station will be cycled at 5 Hz frequency. With DMA it should be quite possible to transfer all data from all three modules between triggers.