Critical Review of Critical Assessment Section

Slides:

Advertisements

Similar presentations

MICROWAVE FET Microwave FET : operates in the microwave frequencies

Advertisements

Beyond CMOS CTSG Dec. 15, 2009 Work in Progress: Not for Distribution Beyond CMOS CTSG IRC Meeting December 15, 2009 DRAFT.

Chapter 10 Digital CMOS Logic Circuits

Resonant Tunnelling Devices A survey on their progress.

Digital Electronics Logic Families TTL and CMOS.

Nanomagnetic structures for digital logic Russell Cowburn Durham University Physics Department, UK

ELECTRICAL ENGINEERING: PRINCIPLES AND APPLICATIONS, Fourth Edition, by Allan R. Hambley, ©2008 Pearson Education, Inc. Lecture 28 Field-Effect Transistors.

Roadmap for Carbon Nanotubes and Graphene ITRS Logic Workshop Tsukuba, Japan George Bourianoff facilitating Sept 23, 2008.

ITRS Emerging Logic Device working group George Bourianoff, Intel San Francisco, Ca July 10, 2011 April 10, ERD Meeting Potsdam, Germany 1.

Advance Nano Device Lab. Fundamentals of Modern VLSI Devices 2 nd Edition Yuan Taur and Tak H.Ning 0 Ch5. CMOS Performance Factors.

Microelectronic Circuits, Sixth Edition Sedra/Smith Copyright © 2010 by Oxford University Press, Inc. C H A P T E R 13 CMOS Digital Logic Circuits.

CMOL vs NASICs T. Wang University of Massachusetts, Amherst September 29, 2005.

Spring 2007EE130 Lecture 35, Slide 1 Lecture #35 OUTLINE The MOS Capacitor: Final comments The MOSFET: Structure and operation Reading: Chapter 17.1.

Fig Operation of the enhancement NMOS transistor as vDS is increased

Fig. 5.1 Physical structure of the enhancement-type NMOS transistor: (a) perspective view; (b) cross section. Typically L = 1 to 10 m, W = 2 to 500.

Lesson 4: “Just like LEGO” The NAND gate “Reading” CMOS gates Designing CMOS gates.

Chap. 5 Field-effect transistors (FET) Importance for LSI/VLSI –Low fabrication cost –Small size –Low power consumption Applications –Microprocessors –Memories.

Chapter 6 – Selected Design Topics Part 1 – The Design Space Logic and Computer Design Fundamentals.

Microelectronics Circuit Analysis and Design Donald A. Neamen

ECEN 248: INTRODUCTION TO DIGITAL SYSTEMS DESIGN Lecture 5 Dr. Shi Dept. of Electrical and Computer Engineering.

10-7 Metal-Oxide Semiconductor （ MOS ）  Field-Effect Transistor （ FET ） Unipolar transistor Depend on the flow of only one type of carrier JFET, MOS 

Microelectronic Circuits - Fourth Edition Sedra/Smith 0 Fig Switching times of the BJT in the simple inverter circuit of (a) when the input v 1 has.

Lecture 21, Slide 1EECS40, Fall 2004Prof. White Lecture #21 OUTLINE –Sequential logic circuits –Fan-out –Propagation delay –CMOS power consumption Reading:

Storey: Electrical & Electronic Systems © Pearson Education Limited 2004 OHT 20.1 Field-Effect Transistors  Introduction  An Overview of Field-Effect.

CSET 4650 Field Programmable Logic Devices

Audio Players 1 Audio Players. Audio Players 2 Introductory Question Audio players record sound in digital form but play it in analog form. The transformation.

Field-Effect Transistors

Chapter 5: Field–Effect Transistors

CH111 Chapter 11 CMOS and TTL Circuits By Taweesak Reungpeerakul.

Ch 10 MOSFETs and MOS Digital Circuits

Evolution in Complexity Evolution in Transistor Count.

Field Effect Transistors Next to the bipolar device that has been studied thus far the Field Effect Transistor is very common in electronic circuitry,

International ERD TWG Emerging Research Devices Working Group Face-to-Face Meeting Emerging Research Memory Devices Victor Zhirnov and Rainer Waser Seoul,

Work in Progress --- Not for Publication 1 ERD WG 7/10/11 San Francisco FxF Meeting 2011 ERD Critical Review Survey 2011 Process for Critically Reviewing.

1 Metal-Oxide-Semicondutor FET (MOSFET) Copyright  2004 by Oxford University Press, Inc. 2 Figure 4.1 Physical structure of the enhancement-type NMOS.

1 ERD 2011 ITRS Winter Conference – Incheon, Korea – 11 December ERD chapters, scope, difficult challenges, taxonomy, etc. An Chen GLOBALFOUNDRIES.

Integrated Circuit Logic Families. Outline  Integrated Circuit Logic Families.

Chapter 07 Electronic Analysis of CMOS Logic Gates

Chapter 4 Logic Families.

Microelectronic Circuits - Fourth Edition Sedra/Smith 0 PowerPoint Overheads to Accompany Sedra/Smith Microelectronic Circuits 4/e ©1999 Oxford University.

Field Effect Transistors: Operation, Circuit Models, and Applications AC Power CHAPTER 11.

Flash Memory …and a tour through FETs. Junction Field Effect Transistor.

ELECTRICA L ENGINEERING Principles and Applications SECOND EDITION ALLAN R. HAMBLEY ©2002 Prentice-Hall, Inc. Chapter 12 Field-Effect Transistors Chapter.

Outline Introduction CMOS devices CMOS technology CMOS logic structures CMOS sequential circuits CMOS regular structures.

ITRS Emerging Logic Device working group George Bourianoff, Intel Potsdam, Germany April 10, ERD Meeting Potsdam, Germany.

Linear Delay Model In general the propagation delay of a gate can be written as: d = f + p –p is the delay due to intrinsic capacitance. –f is the effort.

Work in Progress --- Not for Publication 1 ERD WG 1/15/09 ERD TWG Emerging Research Devices Telecon Meeting No. 3 Jim Hutchby - Facilitating Thursday,

Chapter 12 : Field – Effect Transistors 12-1 NMOS and PMOS transistors 12-2 Load-line analysis of a simple NMOS amplifier 12-3 Small –signal equivalent.

Work in Progress --- Not for Publication 1 ERD WG 1/22/2009 ERD TWG Emerging Research Devices Telecon Meeting No. 4 Jim Hutchby - Facilitating Thursday,

EE210 Digital Electronics Class Lecture 7 May 22, 2008.

ISAT 436 Micro-/Nanofabrication and Applications Transistors David J. Lawrence Spring 2004.

CMOS Logic.  The CMOS Logic uses a combination of p-type and n-type Metal-Oxide-Semiconductor Field Effect Transistors (MOSFETs) to implement logic gates.

Midterm 2 performance Full points is 48. Average is

ECE 4339 L. Trombetta ECE 4339: Physical Principles of Solid State Devices Len Trombetta Summer 2007 Chapter 15: FET Introduction: The JFET and MESFET.

Basics of Energy & Power Dissipation

ITRS workshop on Emerging Spin and Carbon Based Emerging Logic Devices George Bourianoff, Intel Jim Hutchby, SRC Barcelo Renacimiento Hotel Conference.

11. 9/15 2 Figure A 2 M+N -bit memory chip organized as an array of 2 M rows  2 N columns. Memory SRAM organization organized as an array of 2.

Introduction to Spintronics

1 Figure 4.10 (a) Circuit symbol for the n-channel enhancement-type MOSFET. (b) Modified circuit symbol with an arrowhead on the source terminal to distinguish.

Chapter 6 Copyright © 2004 The McGraw-Hill Companies, Inc. All rights reserved. High-Speed CMOS Logic Design.

CHAPTER 6: MOSFET & RELATED DEVICES CHAPTER 6: MOSFET & RELATED DEVICES Part 2.

Electrical Characteristics of Logic Gates Gate Characteristics Last Mod: January 2008  Paul R. Godin.

CP 208 Digital Electronics Class Lecture 6 March 4, 2009.

The MOS capacitor. (a) Physical structure of an n+-Si/SiO2/p-Si MOS capacitor, and (b) cross section (c) The energy band diagram under charge neutrality.

ECE 333 Linear Electronics

Field Effect Transistors

A Seminar presentation on

The MOS Transistor Figures from material provided with Digital Integrated Circuits, A Design Perspective, by Jan Rabaey, Prentice Hall, 1996.

Overview of Course Goal: Primarily to develop techniques and intuition for evaluating and understanding digital (and analog) circuits, and especially.

Agenda Lecture Content: Combinatorial Circuits Boolean Algebras

Presentation transcript:

Critical Review of Critical Assessment Section Ken Uchida Tokyo Institute of Technology

Contents Quantitative Logic Assessment Survey-Based Benchmarking Unity Gain Inverter 2-input NAND Gate 32-bit Shift Register Speed, Aerial Footprint, Power Dissipation Performance Projection for 15nm CMOS Tech. Survey-Based Benchmarking Tech. Highlighted for Accelerated Development

Normalized Performance of ERD Devices Figure ERD5 Median delay, energy, and area of proposed devices, normalized to ITRS 15-nm CMOS. (Based on principal investigators’ data; from Rev.

Energy-Delay Product Figure ERD6: Energy versus delay of a NAND2 gate in various post-CMOS technologies. Projections for both high-performance and low-power 15nm CMOS are included as reference. All values are a snapshot in time, and will change as work continues.

Beyond-CMOS Tech. Non-charge Token Figure ERD7: Inverter energy and delay and interconnect delay (*characteristic of transport over 10um) for various beyond-CMOS technologies. Projections for both high-performance and low-power 15nm CMOS included as reference. Solid dots indicate the switch is intrinsically non-volatile. All values are a snapshot in time, and will change as work continues.

Balance between Speed, Area, Interconnect speed Figure ERD8: Transport impact on switch delay, size, and area of control. Circle size is logarithmically proportional to physically accessible area in one delay. Projections for 15nm CMOS included as reference.

Logical Effort Figure ERD9: Estimated logical effort – a measure of the relative “expense” required to perform a given logic function – for new switches in both simple combinatorial and complex circuits (lower values are preferred). Projections for 15nm CMOS included as reference.

Spider Chart

Change of “Technology” Names (1) 1) Ferroelectric Memory (2011) is compared with Ferroelectric FET Memory (2009) and Ferroelectric FET (2007 and 2005). Ferroelectric Memory(2011)->Ferroelectric FET and Ferroelectric Polarization ReRAM (Ferroelectric Memory should be “Ferroelectric FET Memory) 2) Redox Resistive Memory (2011) is compared with Nanoionic Memory (2009) and ionic (2007). 3) Mott Memory (2011) is compared with Electronic Effects Memory (2009) and Electronic Effects (2007). 4) CNT MOSFET (2011) is compared with CNT MOSFET (2009) and 1D structures (2007 and 2005).

Change of “Technology” Names (2) 5) GNR MOSFET (2011) is compared with GNR MOSFET (2009) and 1D structures (2007 and 2005). 6) NW MOSFET (2011) is compared with Nanowire MOSFETs (2009) and 1D structures (2007 and 2005). 7) Ge and InP n-Channel MOSFET (2011) is compared with Ge MOSFETs (2009) and Channel Replacement (2007). 8) GeInSb and GaSbP p-Channel MOSFET (2011) is compared with III-V Compound Semiconductor MOSFETs (2009) and Channel Replacement (2007).

Change of “Technology” Names (3) 9) Spin FET and Spin MOSFET (2011) is compared with Spin FETs (2009) and Spin Transistors (2007 and 2005). 10) Nano Magnetic Logic (2011) is compared with Nanomagnetic Devices (2009) and Ferromagnetic (2007 and 2005). 11) BisFET (2011) is compared with Psuedomorphic Devices (2009). 12) Ferroelectric Negative Cg Devices (2011) is compared with Negative Cg FETs (2009).