Ping Gui, Jingbo Ye, Ryszard Stroynowski

Slides:



Advertisements
Similar presentations
TDC130: High performance Time to Digital Converter in 130 nm
Advertisements

ASYNC07 High Rate Wave-pipelined Asynchronous On-chip Bit-serial Data Link R. Dobkin, T. Liran, Y. Perelman, A. Kolodny, R. Ginosar Technion – Israel Institute.
SAAB SPACE 1 The M2 ASIC A mixed analogue/digital ASIC for acquisition and control in data handling systems Olle Martinsson AMICSA, October 2-3, 2006.
End of Column Circuits Sakari Tiuraniemi - CERN. EOC Architecture 45 9 Ref CLK 40 MHz DLL 32-bit TDC bank address RX 5 TDC bank address RX 5 TDC bank.
NxN pixel demonstrator. Time to Digital Converter (2) Tapped delay line –128 cells, 100ps Two hit registers –One per both leading and trailing edge 7.
IEEE10/NSS R. Kass N A. Adair, W. Fernando, K.K. Gan, H.P. Kagan, R.D. Kass, H. Merritt, J. Moore, A. Nagarkar, S. Smith, M. Strang The Ohio State.
J.Ye / SMU May 18, 2015 GOL + SoS R & D Work at SMU 1.The Test of the GOL chip. 2.First test on the SoS driver chip and the submission of a dedicated test.
The Design of a Low-Power High-Speed Phase Locked Loop Tiankuan Liu 1, Datao Gong 1, Suen Hou 2, Zhihua Liang 1, Chonghan Liu 1, Da-Shung Su 2, Ping-Kun.
Large Area, High Speed Photo-detectors Readout Jean-Francois Genat + On behalf and with the help of Herve Grabas +, Samuel Meehan +, Eric Oberla +, Fukun.
Optoelectronic Multi-Chip Module Demonstrator System Jason D. Bakos Donald M. Chiarulli, Steven P. Levitan University of Pittsburgh, USA.
1 A 16:1 serializer for data transmission at 5 Gbps Datao Gong 1, Suen Hou 2, Zhihua Liang 1, Chonghan Liu 1, Tiankuan Liu 1, Da-Shun Su 2, Ping-Kun Teng.
Follow-up meeting of the Administrative Agreement between FCT and CERN Vicente Leitão, Pedro (PH/ESE-ME, joined in May 2013) Supervisor: Moreira, Paulo.
20-24 September 2010, TWEPP, Aachen, Germany D. 1 Datao Gong On behalf of the ATLAS Liquid Argon Calorimeter Group Department of Physics,
Phase Locked Loops Continued
Status of opto R&D at SMU Jingbo Ye Dept. of Physics SMU For the opto WG workshop at CERN, March 8 th, 2011.
Motivation Yang You 1, Jinghong Chen 1, Datao Gong 2, Deping Huang 1, Tiankuan Liu 2, Jingbo Ye 2 1 Department of Electrical Engineering, Southern Methodist.
14-5 January 2006 Luciano Musa / CERN – PH / ED General Purpose Charge Readout Chip Nikhef, 4-5 January 2006 Outline  Motivations and specifications 
Development of a 20 GS/s Sampling Chip in 130nm CMOS Technology Jean-Francois Genat On behalf of Mircea Bogdan 1, Henry J. Frisch 1, Herve Grabas 3, Mary.
A Serializer ASIC for High Speed Data Transmission in Cryogenic and HiRel Environment Tiankuan Liu On behalf of the ATLAS Liquid Argon Calorimeter Group.
Experimental results obtained from a 1.6 GHz CMOS Quadrature Output PLL with on-chip DC-DC Converter Owen Casha Department of Micro & Nanoelectronics University.
Switched capacitor DC-DC converter ASICs for the upgraded LHC trackers M. Bochenek 1,2, W. Dąbrowski 2, F. Faccio 1, S. Michelis 1 1. CERN, Conseil Européen.
1 A Serializer ASIC at 5 Gbps for Detector Front-end Electronics Readout 1.Overview. 2.Test results of LOCs1, the 5 Gbps 16:1 serializer. 3.Test results.
Slide: 1International Conference on Electronics, Circuits, and Systems 2010 Department of Electrical and Computer Engineering University of New Mexico.
Characterization of 1.2GHz Phase Locked Loops and Voltage Controlled Oscillators in a Total Dose Radiation Environment Martin Vandepas, Kerem Ok, Anantha.
Fully TID-Hardened Gigabit Ethernet Transponder Based On A Proprietary Library of SCL Cells Presentation By: Jeb Binkley Vladimir.
A 30-GS/sec Track and Hold Amplifier in 0.13-µm CMOS Technology
SMU Report: R&D work for LAr upgrade May 4, UCSC Optical link for LAr upgrade readout Objectives: 1.Evaluate the 0.25  m Silicon on Sapphire.
Design of Front-End Low-Noise and Radiation Tolerant Readout Systems José Pedro Cardoso.
Tony WeidbergATLAS Tracker Upgrade Liverpool December '06 1 SLHC Optoelectronics Readout architectures Technologies for TX High speed multiplexing Packaging.
Filip Tavernier Karolina Poltorak Sandro Bonacini Paulo Moreira
The PLL consists of a phase frequency detector (PFD), a charge pump, a low pass filter, a voltage controlled oscillator (VCO), and a divider (divide by.
Process Monitor/TID Characterization Valencia M. Joyner.
Introduction This work is supported by US-ATLAS R&D program for the upgrade of the LHC, and the US Department of Energy grant DE-FG02-04ER We are.
A.A. Grillo SCIPP-UCSC ATLAS 10-Nov Thoughts on Data Transmission US-ATLAS Upgrade R&D Meeting UCSC 10-Nov-2005 A. A. Grillo SCIPP – UCSC.
1 A Frequency Synthesizer Using Two Different Delay Feedbacks 班級:積體所碩一 學生:林欣緯 指導教授:林志明 教授 Circuits and Systems, ISCAS IEEE International Symposium.
A 1.25-Gb/s Digitally-Controlled Dual-Loop Clock and Data Recovery Circuit with Improved Effective Phase Resolution Chang-Kyung Seong 1), Seung-Woo Lee.
MICAS Department of Electrical Engineering (ESAT) Design-In for EMC on digital circuit December 5th, 2005 Low Emission Digital Circuit Design Junfeng Zhou.
Radiation Hardness Test Chip Matthias Harter, Peter Fischer Uni Mannheim.
Robert Szczygieł IFJ PANSPIE 2005 Radiation hardness of the mixed-mode ASIC’s dedicated for the future high energy physics experiments Introduction Radiation.
LOCx2, a Low-latency, Low-overhead, 2 × 5.12-Gbps Transmitter ASIC for the ATLAS Liquid Argon Calorimeter Trigger Upgrade Le Xiao, a,b Xiaoting Li, a Datao.
1 LAr high speed optical link studies: the status report on the LOC ASIC 1.The LOC ASIC, an introduction 2.The SOS technology 3.LOC1 test results 4.LOC2.
Valerio Re, Massimo Manghisoni Università di Bergamo and INFN, Pavia, Italy Jim Hoff, Abderrezak Mekkaoui, Raymond Yarema Fermi National Accelerator Laboratory.
DPF 2011 R. Kass 1 P. Buchholz, A. Wiese, M. Ziolkowski Universität Siegen OUTLINE Introduction Result on 4-channel Driver/Receiver with Redundancy Design.
Timothy O. Dickson and Sorin P. Voinigescu Edward S. Rogers, Sr. Dept of Electrical and Computer Engineering University of Toronto CSICS November 15, 2006.
1 Status Report on the LOC ASIC 1.The LOC ASIC proposal 2.The SOS technology 3.LOC1 test results 4.LOC2 design status 5.Summary Datao Gong, Andy Liu, Annie.
Erik Jonsson School of Engineering & Computer Science Redundant SAR ADC Architecture and Circuit Techniques for ATLAS LAr Phase-II Upgrade Ling Du 1, Hongda.
System and Irradiation Tests on the GOL chip.
BeamCal Electronics Status FCAL Collaboration Meeting LAL-Orsay, October 5 th, 2007 Gunther Haller, Dietrich Freytag, Martin Breidenbach and Angel Abusleme.
LHCb Vertex Detector and Beetle Chip
Low Power, High-Throughput AD Converters
A high speed serializer ASIC for ATLAS Liquid Argon calorimeter upgrade Tiankuan Liu On behalf of the ATLAS Liquid Argon Calorimeter Group Department of.
1 The Link-On-Chip (LOC) Project at SMU 1.Overview. 2.Status 3.Current work on LOCs6. 4.Plan and summary Jingbo Ye Department of Physics SMU Dallas, Texas.
Low Power, High-Throughput AD Converters
High speed signal transmission Jan Buytaert. Topics Electrical standards: CML,LVDS, SLVS Equalization. Testbench of a readout slice. Vacuum feed-throughs.
Standard electronics for CLIC module. Sébastien Vilalte CTC
J. Ye SMU Joint ATLAS-CMS Opto-electronics working group, April 10-11, 2008 CERN 1 Test Results on LOC1 and Design considerations for LOC2 LOC1 test results:
March 14, 2016 Report on SMU R&D work1 Link-On-Chip (LOC) 1st Prototype  Status:  Prototype chip with the clock unit (PLL), serializer, laser driver,
5 Gbps J. SMU 1 A Serializer for LAr Front-end electronics upgrade 1.Requirements and design philosophy. 2.Key features of the serializer.
LOCld – The fastest VCSEL driver in optical link for ATLAS Futian Liang USTC-IHEP, May. 3 rd, 2013.
1 Status report on the LAr optical link 1.Introduction and a short review. 2.The ASIC development. 3.Optical interface. 4.Conclusions and thoughts Jingbo.
1 ASIC Development for High Speed Serial Data Transmission from Detector Front-end to the Back-end 1.Overview. 2.Test results of LOCs1, a 5 Gbps 16:1 serializer.
Low Power, High-Throughput AD Converters
High Gain Transimpedance Amplifier with Current Mirror Load By: Mohamed Atef Electrical Engineering Department Assiut University Assiut, Egypt.
Hugo Furtado CERN - Microelectronics Group 11th Workshop on Electronics for LHC and future Experiments Delay25, an ASIC for timing adjustment in LHC Delay25.
A 16:1 serializer for data transmission at 5 Gbps
Southern Methodist University
ATLAS Tracker Upgrade Liverpool December '06
The Silicon-on-Sapphire Technology:
The Design of a Low-Power High-Speed Phase Locked Loop
An Overview of Silicon-on-Sapphire CMOS Technologies
Presentation transcript:

Silicon-on-Sapphire (SOS) Technology and the Link-on-Chip Design for LAr Front-end Readout Ping Gui, Jingbo Ye, Ryszard Stroynowski Department of Electrical Engineering Physics Department Southern Methodist University ATLAS Liquid Argon Colorimeter Upgrade Workshop June 23, 2006

Outline Introduction Silicon-on-Sapphire (SoS) Technology SoS Test Chip Link-on-Chip Design

Radiation-hardening-by-Design (RHBD) The wide availability of commercial IC processes has led to the philosophy of “radiation hardening by design”. Explore circuit topologies and layout techniques to create radiation-tolerant circuits Submicron bulk CMOS inexpensive BiCMOS ideal for mixed-signal design, but very expensive SOI/SOS relatively new, growing in popularity

Radiation Hardening by Design Total Dose Effect Enclosed layout Transistors Guarded ring Single Event Effect Marjory vote circuits Error detection/correction Coding Charge dissipation technique Temporal filtering technique Trade-off between radiation tolerance, performance, area and power dissipation. G. Anelli, 2000 IEEE Nuclear Science Symposium and Medical Imaging Conference Charge dissipation technique Increase gate widths in digital logic to allow nodes to recover before the next stage switches. Temporal filtering technique Increase the write time to a memory cell or data latch by adding resistance or capacitance is a simple but effective temporal filtering technique.

Radiation-hard design challenges Techniques that minimize one radiation mechanism may have little or no effect on another. Years ago, total dose concerns dominated radiation tolerant design, but they are now secondary to single event effects (SEEs). SEEs have grown in importance as feature sizes, capacitances, and operating voltages have been reduced.

IC Feature Size and Radiation Effects Tim Holman, Radiation Effects on Microelectronics Short Course 2001

Peregrine’s SOS Technology No Single-event Latch-up in SoS CMOS! Increased immunity to SEE Ideal for radiation-tolerant mixed-signal circuit design due to minimum substrate noise BULK CMOS Insulating sapphire substrate s i o 2 N channel FET P channel FET SOS Process 200 m 100 nm    0.5um process – Ft=15GHz; Fmax = 45GHz 0.25um process – Ft= 45GHz; Fmax = 100GHz 2)       NMOS Poly gate : N+ doped 3)       PMOS Poly gate : P+ doped Tox = 60A LOCOS process Peregrine’s SOS industry’s first and only commercially qualified SOS technology

Process Features Minimum substrate noise Higher level integration of RF, mixed-signal and digital circuitry. Reduced Parasitic capacitance High performance Low Power consumption Minimum crosstalk Widely used in RF and space products Transparent substrate allows for compact and simple integration with optical devices

Flipped OE devices on SoS substrate flip chip attachment UTSi integrated photo detector UTSi integrated circuitry VCSEL driver circuitry receiver circuitry quad VCSEL array quad PIN array active CMOS layer 200 um transparent sapphire substrate (UTSi) MMF ribbon fiber Flip-chip bonding of OE devices to CMOS on sapphire No wire-bonds – package performance scales to higher data rates Rugged and compact package

Peregrine Space Optical Transceiver MTP Connector Module 0.5-um SoS Single 4+4 transceiver component with variable data rates (CML interface) Minimum data rate – 10 Mbps Maximum data rate – 2.7 Gbps per channel Radiation Total Ionizing Dose: 100 kRad(Si) SEU: > 20 MeV-cm2/mg 15 year operational lifetime 125 mW per channel power consumption (dissipated to panel mount) Vibration 15.33 gRMS for 3 minutes total 15 mm height Berg MegArray PCB socket

SoS CMOS v.s. Bulk CMOS 0.25 m SoS 0.13 m Bulk CMOS Performance Up to 10 GHz Leakage Current Substrate as an insulator (1014 ohm/m at room temperature). Reduced substrate junction capacitance leads to lower leakage current. High Leakage current Power Dissipation Reduced parasitic capacitance also leads to a lower power dissipation Crosstalk Minimum crosstalk due to reduced substrate capacitance Substrate noise causes crosstalk between channels Cost $100k for wafer mask set; $1000 per wafer $800k for wafer mask set; $800 per wafer

Back-channel Leakage Current in SOS Possible Leakage path along the Si/Sapphire interface

Preliminary Radiation Test Results on 0.5-µm SoS CMOS Technology 2.5Gbps Before radiation Transceiver chip made in 0.5um SoS CMOS Technology 2.5Gbps Post-rad 100Mrad 1.6 Gbps Post-rad 100Mrad Radiation test setup at the Northeast Proton Therapy Center

Dedicated Radiation Test Chip for a 0.25-µm SOS CMOS Single NMOS and PMOS Ring Oscillators to characterize the performance and power dissipation Shift registers to characterize SEE Standard layout, edgeless layout, majority vote circuit, resistively hardened cells Digital Standard cells Current mirrors Resistors Transistor XY matrix Current mirrors/ resistors Individual Standard Cells Ring oscillators, Ring oscillators Shift registers

Transistor Test Structures NMOS and PMOS Array PMOS and NMOS with different size Different lengths to characterize back-channel leakage current Each transistor implemented in four layouts Standard, edgeless (ELT), two-finger and four-finger layout to characterize edge leakage current 10 5 Edgeless (ELT) One-finger Two-finger

SOS Rad-hard Test Chip Layout Transistors array PLL cells CMOS Ring Oscillators Shift Registers Individual gates Resistors Differential Ring Oscillator Majority vote circuitry Chip was submitted for fabrication in Oct. 2005

Link-on-Chip Architecture Flip-chip bonding PLL and clock generator REFclock encoder Laser Laser Driver serializer Parallel Data TX transmitter Module Optical data Receiver Module Parallel Data Photonic Flip-chip bonding Decoder De- serializer TIA/LA PIN REFclock Clock/Data recovery Improve performance No off-chip high speed lines Flip-chip bonding reduces capacitance and inductance Reduce power consumption No 50-Ohm transmission lines between chips

2.5-Gbps Serializer Architecture (1,5,9,13,17) 5 bit SR1 Bits 1,3,5,7,9, 11,13,15,17,19 20-bit Word Latch Mux1 (3,7,11,15,19) SR2 5 bit Serial output 20bit Latch Mux3 5 bit SR3 (2,6,10,14,18) Mux2 Ref_clk Latch (4,8,12,16,20) SR4 5 bit Latch Bits 2,4,6,8,10, 12,14,16,18,20 Shift registers Half bit clk (625MHz) Word clock (125MHz) Load clk (125MHz) Bit clk (1.25GHz) PLL & Clk generator

PLL and Clock Generator

Phase-Locked Loop Self-biasing structure [1] Phase-frequency detector Remove process technology and environmental variability, low input tracking jitter, Wide operating frequency range Phase-frequency detector with equal short duration output pulses for in-phase inputs Charge-pump with symmetric load VCO with differential buffer delay stage with symmetric loads Loop filter [1] J. G. Maneatis, “low-Jitter Process-Independent DLL and PLL Based on Self-Biased Techniques”, IEEE JSCC, Vol. 31, No. 11, Nov. 1996.

PLL Layout Vcntrl1 Vcntrl2 Charge Charge gnd vdd PFD S2D Pump1 Pump2 d i v 5 start up div4 D2S VCO Bias Gen

Serializer Layout

Serializer + PLL & Clock Generator Clk generator PLL

1.25GHz PLL Simulation Results Lock time=1.5us

Clock Generator Output @ 1.25GHz

Serializer Simulation at 2.5-Gbps

Clock generator simulation @ 1.6GHz

Serializer Simulation @ 3.2Gpbs

Conclusion Dedicated test Chip lab has been tested and fabricated Lab and radiation testing is in progress Link-on-Chip serializer and PLL & clock generator components are completed.

Acknowledgement Paulo Moreira at CERN-EP/MIC for sharing GOL link design and many useful discussions Peregrine for sharing the cost of the chip fabrication Thank You!