Xilinx Confidential Image Rotation Daniel E. Michek.

Slides:



Advertisements
Similar presentations
Automatic Generation of 3D Machining Surfaces With Tool Compensation
Advertisements

Sumitha Ajith Saicharan Bandarupalli Mahesh Borgaonkar.
Joshua Fabian Tyler Young James C. Peyton Jones Garrett M. Clayton Integrating the Microsoft Kinect With Simulink: Real-Time Object Tracking Example (
Basics of MPEG Picture sizes: up to 4095 x 4095 Most algorithms are for the CCIR 601 format for video frames Y-Cb-Cr color space NTSC: 525 lines per frame.
Other DVR Algorithms and A Comparison Jian Huang, CS 594, Spring 2002.
Fast FPGA Resource Estimation Paul Schumacher & Pradip Jha Xilinx, Inc.
Computer Graphics Visible Surface Determination. Goal of Visible Surface Determination To draw only the surfaces (triangles) that are visible, given a.
Section A A Step-By-Step Description of the System Generator Flow For a Colour Space Convertor In this section, a colour image stored as.
Automatic Image Rescaling Preserving Design Intention Research Update Prasad Gabbur.
Multi-Touch Navigation Engine Presented by Team Extra Touch: Chris Jones Shuopeng Yuan Nathan Wiedeback Detailed Design Review 1.
Department of Computer Engineering University of California at Santa Cruz Data Compression (3) Hai Tao.
Application-Specific Memory Interleaving Enables High Performance in FPGA-based Grid Computations Tom VanCourt Martin Herbordt {tvancour, bu.edu.
Presenting: Itai Avron Supervisor: Chen Koren Final Presentation Spring 2005 Implementation of Artificial Intelligence System on FPGA.
The Xilinx EDK Toolset: Xilinx Platform Studio (XPS) Building a base system platform.
CS :: Fall 2003 MPEG-1 Video (Part 1) Ketan Mayer-Patel.
IAT 3551 Computer Graphics Overview Color Displays Drawing Pipeline.
Snapshot Mike Huhs Sanjay Jhaveri. Project Digital Camera  User Interface  Compression and Storage.
Characterization Presentation Neural Network Implementation On FPGA Supervisor: Chen Koren Maria Nemets Maxim Zavodchik
On Error Preserving Encryption Algorithms for Wireless Video Transmission Ali Saman Tosun and Wu-Chi Feng The Ohio State University Department of Computer.
GallagherP188/MAPLD20041 Accelerating DSP Algorithms Using FPGAs Sean Gallagher DSP Specialist Xilinx Inc.
Fractal Image Compression By Cabel Sholdt and Paul Zeman.
Georeferencing Getting maps and satellite images into GIS.
CS 1308 Computer Literacy and the Internet. Creating Digital Pictures  A traditional photograph is an analog representation of an image.  Digitizing.
JPEG C OMPRESSION A LGORITHM I N CUDA Group Members: Pranit Patel Manisha Tatikonda Jeff Wong Jarek Marczewski Date: April 14, 2009.
Image Resampling ASTR 3010 Lecture 21 Textbook 9.4.
Student : Andrey Kuyel Supervised by Mony Orbach Spring 2011 Final Presentation High speed digital systems laboratory High-Throughput FFT Technion - Israel.
Matrix Multiplication on FPGA Final presentation One semester – winter 2014/15 By : Dana Abergel and Alex Fonariov Supervisor : Mony Orbach High Speed.
Elad Hadar Omer Norkin Supervisor: Mike Sumszyk Winter 2010/11, Single semester project. Date:22/4/12 Technion – Israel Institute of Technology Faculty.
Raster-scan system In addition to the central processing unit a special purpose processor called the video controller or display controller is used to.
INTERPOLATED HALFTONING, REHALFTONING, AND HALFTONE COMPRESSION Prof. Brian L. Evans Collaboration.
ECE532 Final Project Demo Disparity Map Generation on a FPGA Using Stereoscopic Cameras ECE532 Final Project Demo Team 3 – Alim, Muhammad, Yu Ting.
London April 2005 London April 2005 Creating Video Ads The Rich Media Platform The Rich Media Platform Eyeblaster.
Image Formats and Files Jung-Ming Wang
Output Devices. Printers Factors affecting choice Volume of output High volume require fast, heavy-duty printer Quality of print required Location of.
MULTIMEDIA INPUT / OUTPUT TECHNOLOGIES
Lecture 16: Reconfigurable Computing Applications November 3, 2004 ECE 697F Reconfigurable Computing Lecture 16 Reconfigurable Computing Applications.
Figure 1.a AVS China encoder [3] Video Bit stream.
Rick Parent - CIS681 Background Perception Display Considerations Video Technology.
Rick Parent - CIS681 Background Perception Display Considerations Film and Video, Analog and Digital Technology.
1 Implementation in Hardware of Video Processing Algorithm Performed by: Yony Dekell & Tsion Bublil Supervisor : Mike Sumszyk SPRING 2008 High Speed Digital.
Introduction to Microprocessors Manijeh Keshtgary Fall 2006 Shiraz University of Technology.
Lecture 7: Intro to Computer Graphics. Remember…… DIGITAL - Digital means discrete. DIGITAL - Digital means discrete. Digital representation is comprised.
PROJECT - ZYNQ Yakir Peretz Idan Homri Semester - winter 2014 Duration - one semester.
Lopamudra Kundu Reg. No. : of Roll No.:- 91/RPE/ Koushik Basak
University of British Columbia CPSC 314 Computer Graphics Jan-Apr 2013 Tamara Munzner Rasterization.
Picture Manipulation using Hardware Presents by- Uri Tsipin & Ran Mizrahi Supervisor– Moshe Porian Characterization presentation Dual-semester project.
Picture Manipulation using Hardware Presents by- Uri Tsipin & Ran Mizrahi Supervisor– Moshe Porian Middle presentation Dual-semester project
Capstone Design Implementation of Depth Sensor Based on Structured Infrared Patterns June 11, 2013 School of Information and Communication Engineering,
ColecoVision Opgrade Module
CMPT365 Multimedia Systems 1 Media Compression - Video Spring 2015 CMPT 365 Multimedia Systems.
Lab 4 HW/SW Compression and Decompression of Captured Image
Fang Fang James C. Hoe Markus Püschel Smarahara Misra
Computer Graphics Overview
Parallel Beam Back Projection: Implementation
Background Perception Display Considerations Video Technology.
James K Beard, Ph.D. April 20, 2005 SystemView 2005 James K Beard, Ph.D. April 20, 2005 April 122, 2005.
Getting Started with Programmable Logic
Figure 13.1 MIPS Single Clock Cycle Implementation.
A Step-By-Step Description of the System Generator Flow
Main Memory Background Swapping Contiguous Allocation Paging
Fractal Image Compression
A Step-By-Step Description of the System Generator Flow
The Implementation of a Glove-Based User Interface
Circles! You are going to create an “image” with circle(s)
RADEON™ 9700 Architecture and 3D Performance
Memory Management for Multimedia Signal Processing
(Lecture by Hasan Hassan)
Page Main Memory.
Presentation transcript:

Xilinx Confidential Image Rotation Daniel E. Michek

Xilinx Confidential Image Rotation Details Raster Scan Output Choice to rotate input image or output image Hotelling transform w/ basis vectors cos(t) and sin(t) – Rotate input image (raster scan order data output) Sx = Dx*cos(t) + Dy*sin(t), Sy = Dy*cos(t) - Dx*sin(t) – Rotate output image (random order data output) Dx = Sx*cos(t) - Sy*sin(t), Dy = Sy*cos(t) + Sx*sin(t)

Xilinx Confidential Issues with random ordered data output The incoming image is sent pixel by pixel to the random memory destination address. This causes holes in the output if not over sampled. Corners are not cleared because not all memory locations are written to with each image.

Xilinx Confidential Demo Algorithm Brief Resources -128x128 single channel 8bit – 881 Slices, 1 BRAM, 12 MULT18X18 – Uses 4x pixel speed access to memories for bilinear method with 1 frame latency Arbitrary input from files – Automatically accommodates arbitrary file size and pixel bit precision with PreLoadFcn and StopFcn calls Pan and Zoom incorporated Simulation time for 128x128 image is ~8 minutes

Xilinx Confidential Demo Algorithm Details Requires 1 read memory and 1 write memory (2x image memory total) Offset must be added to center the image – This gives an excellent opportunity to pan the image and zoom in. (Demo center and pan control) Invalid addresses and data must be blocked Bilinear precision allows up to 2 14 interpolation accuracy (2 7 width*2 7 height) with only 4 MULT18X18s

Xilinx Confidential Center and Zoom Non-centered Image Zoomed Image (0.25)

Xilinx Confidential Customer Specific Adaptations Multi-Channel – Can take advantage of extra space in memory data width – 3 channel 12bit data fits in same memory footprint when using x33 memories Faster memory access – Increases total memory to 8x but allow for 4 parallel reads (4x speed) – 8bit data can sit in same memory footprint when using x32 memories

Xilinx Confidential Qualitative Comparison 64x64 MatLab imrotate 64x64 ximrotate

Xilinx Confidential MicroBlaze MultiMedia Board Support Package ZBT Memories mapped ADV7185 (video input decoder) in process – Component/Svideo – Will output only valid image data – Awaiting customer specific requirements to match tokens with their proprietary board (Titan-Visicom) ADV7194 (video output encoder) in process – Component/Svideo/VGA – RGB not planned

Xilinx Confidential MBMM Board Support Package (continued) 1 Supertoken contains bitstream allowing for use of any component, sub-tokens allow for hardware specific builds – Allows for seamless flow from System Generator/Partial HWIL to full HWIL to free running board Download on web/~danielm – Self installing setup from m-file corrects for your install location