IC Processing. Initial Steps: Forming an active region Si 3 N 4 is etched away using an F-plasma: Si3dN4 + 12F → 3SiF 4 + 2N 2 Or removed in hot.

Slides:



Advertisements
Similar presentations
CMOS Fabrication EMT 251.
Advertisements

Lecture 0: Introduction
Process Flow Steps Steps –Choose a substrate  Add epitaxial layers if needed –Form n and p regions –Deposit contacts and local interconnects –Deposit.
Simplified Example of a LOCOS Fabrication Process
CMOS Process at a Glance
Chapter 2 Modern CMOS technology
VLSI Design Lecture 2: Basic Fabrication Steps and Layout
INTEGRATED CIRCUITS Dr. Esam Yosry Lec. #6.
Fabrication of p-n junction in Si Silicon wafer [1-0-0] Type: N Dopant: P Resistivity: Ω-cm Thickness: µm.
Introduction to CMOS VLSI Design Lecture 0: Introduction
Design and Implementation of VLSI Systems (EN1600) lecture04 Sherief Reda Division of Engineering, Brown University Spring 2008 [sources: Sedra/Prentice.
IC Fabrication and Micromachines
MSE-630 Dopant Diffusion Topics: Doping methods Resistivity and Resistivity/square Dopant Diffusion Calculations -Gaussian solutions -Error function solutions.
The Physical Structure (NMOS)
Design and Implementation of VLSI Systems (EN0160) Sherief Reda Division of Engineering, Brown University Spring 2007 [sources: Sedra/Prentice Hall, Saint/McGrawHill,
Device Fabrication Example
Introduction Integrated circuits: many transistors on one chip.
EE141 © Digital Integrated Circuits 2nd Manufacturing 1 Manufacturing Process I Dr. Shiyan Hu Office: EERC 518 Adapted and modified from Digital Integrated.
CMOS Process Integration ECE/ChE 4752: Microelectronics Processing Laboratory Gary S. May March 25, 2004.
Rochester Institute of Technology - MicroE © REP/LFF 8/17/2015 Metal Gate PMOS Process EMCR201 PMOS page-1  10 Micrometer Design Rules  4 Design Layers.
INTEGRATED CIRCUITS Dr. Esam Yosry Lec. #7. Etching  Introduction  Etching  Wet Etching  Dry Etching  Plasma Etching  Wet vs. Dry Etching  Physical.
ES 176/276 – Section # 2 – 09/19/2011 Brief Overview from Section #1 MEMS = MicroElectroMechanical Systems Micron-scale devices which transduce an environmental.
ISAT 436 Micro-/Nanofabrication and Applications MOS Transistor Fabrication David J. Lawrence Spring 2001.
Z. Feng VLSI Design 1.1 VLSI Design MOSFET Zhuo Feng.
CS/EE 6710 CMOS Processing. N-type Transistor + - i electrons Vds +Vgs S G D.
Fabrication of Active Matrix (STEM) Detectors
INTEGRATED CIRCUITS Dr. Esam Yosry Lec. #2. Chip Fabrication  Silicon Ingots  Wafers  Chip Fabrication Steps (FEOL, BEOL)  Processing Categories 
Thin Films and Diffusion. Diffusion is not constant across cross section, and continues with every subsequent high-temperature step; hence, we use.
Integrated Circuit Devices Professor Ali Javey Summer 2009 Fabrication Technology.
Metallization: Contact to devices, interconnections between devices and to external Signal (V or I) intensity and speed (frequency response, delay)
Lecture 0: Introduction. CMOS VLSI Design 4th Ed. 0: Introduction2 Introduction  Integrated circuits: many transistors on one chip.  Very Large Scale.
1. A clean single crystal silicon (Si) wafer which is doped n-type (ColumnV elements of the periodic table). MOS devices are typically fabricated on a,
Chapter 4 Overview of Wafer Fabrication
IC Process Integration
SEMINAR ON IC FABRICATION MD.ASLAM ADM NO:05-125,ETC/2008.
EE141 © Digital Integrated Circuits 2nd Manufacturing 1 Chapter 2 Manufacturing Process March 7, 2003.
I.C. Technology Processing Course Trinity College Dublin.
Wafer Fabrication. CZ processing Ingot diameter varies inversely with pull rate: L = latent heat of fusion N = density  = Stephan-Boltzman constant.
MSE-630 Week 3 Semiconductor Operation IC Fabrication Quantum Mechanics: Particle in a box.
ECE484: Digital VLSI Design Fall 2010 Lecture: IC Manufacturing
Semiconductor Manufacturing Technology Michael Quirk & Julian Serda © October 2001 by Prentice Hall Chapter 9 IC Fabrication Process Overview.
SEMINAR PRESENTATION ON IC FABRICATION PROCESS
Virtual NanoFab A Silicon NanoFabrication Trainer
EE141 © Digital Integrated Circuits 2nd Manufacturing 1 Manufacturing Process Dr. Shiyan Hu Office: EERC 731 Adapted and modified from Digital Integrated.
Introduction to CMOS VLSI Design CMOS Fabrication and Layout Harris, 2004 Updated by Li Chen, 2010.
NanoFab Trainer Nick Reeder June 28, 2012.
Introduction EE1411 Manufacturing Process. EE1412 What is a Semiconductor? Low resistivity => “conductor” High resistivity => “insulator” Intermediate.
Spencer/Ghausi, Introduction to Electronic Circuit Design, 1e, ©2003, Pearson Education, Inc. Chapter 3, slide 1 Introduction to Electronic Circuit Design.
ISAT 436 Micro-/Nanofabrication and Applications Photolithography David J. Lawrence Spring 2004.
NMOS FABRICATION 1. Processing is carried out on a thin wafer cut from a single crystal of silicon of high purity into which the required p-impurities.
CORPORATE INSTITUTE OF SCIENCE & TECHNOLOGY, BHOPAL DEPARTMENT OF ELECTRONICS & COMMUNICATIONS NMOS FABRICATION PROCESS - PROF. RAKESH K. JHA.
©2008 R. Gupta, UCSD COSMOS Summer 2008 Chips and Chip Making Rajesh K. Gupta Computer Science and Engineering University of California, San Diego.
Dynamic Behavior of MOS Transistor. The Gate Capacitance t ox n + n + Cross section L Gate oxide x d x d L d Polysilicon gate Top view Gate-bulk overlap.
CMOS VLSI Design Introduction
CMOS VLSI Fabrication.
CMOS FABRICATION.
Patterning - Photolithography
CMOS Fabrication EMT 251.
Lecture 2 State-of-the art of CMOS Technology
1. Introduction. Diseño de Circuitos Digitales para Comunicaciones Introduction Integrated circuits: many transistors on one chip. Very Large Scale Integration.
CMOS Fabrication CMOS transistors are fabricated on silicon wafer
Manufacturing Process I
Chapter 1 & Chapter 3.
VLSI System Design LEC3.1 CMOS FABRICATION REVIEW
Digital Integrated Circuits A Design Perspective
Silicon Wafer cm (5’’- 8’’) mm
Manufacturing Process I
Manufacturing Process I
Presentation transcript:

IC Processing

Initial Steps: Forming an active region Si 3 N 4 is etched away using an F-plasma: Si3dN4 + 12F → 3SiF 4 + 2N 2 Or removed in hot phosphoric acid After stripping photoresist, field oxide is grown. Field oxide provides insulation between adjacent junctions Photoresist is chemically removed in acid, or stripped in an O 2 plasma

N and P wells are formed Photoresist mask is applied, and active ions implanted by ion bombardment. Typically, keV accelerating energy After implantation, ions are diffused into substrate to form wells

After well formation, additional N and P layers are formed in respective N and P wells, then a layer of polysilicon is deposited. Polysilicon is electrically conductive and used for gate voltage connections.

Insulating layers of SiO2 are grown around the gate, followed by N or P bombardment for form the NMOS or PMOS source and drain regions. After forming gate, source and drain regions, Ti film is deposited by sputtering to act as electrical interconnect

Ti is reacted with Nw to form TiSi2 where it contacts silicon (black regions) or TiN elsewhere. Then, it is coated with photoresist and etched, followed by deposit of another insulating SiO2 layer. Another coat of photoresist followed by etching exposes gates for connections

Finally, aluminum is sputtered on wafer, masked and plasma etched. Additional interconnect layers may be added the same way. A barrier region of TiN is applied, followed by thin-film application of W, which undergoes CMP to provide a flat surface with exposed contacts

SEM photograph of interconnects formed in an integrated circuit. Conductive metals are carefully chosen to provide right conductivity (or resistivity) and dielectric properties

Photolithography

K 1 ~ and K 2 ~ 0.5. NA is the numerical aperture number, NA=n*sin(  ) where n=1 and  is the angle formed by the point light source and the aperture width

Example Estimate the resolution and depth of focus of an excimer laser stepper using KrF light source ( = 248 nm) and NA=0.6 Assume k 1 = 0.75 and k 2 = 0.5. Solution: R = k 1 * /NA = 0.75(0.248/0.6) = 0.31 nm DOF = ± k 2 * /NA 2 = ±0.5(0.248/(0.6) 2 ) = ±0.34  m

Shrinking device size drives need for finer replication methods:

Typical Photoresist Problems

Wet and Dry Etching

Wet Chemical Treatment

Etching Challenges

Dry Etching

Wet vs Dry Etching

Thin Films and Diffusion

Diffusion is not constant across cross section, and continues with every subsequent high-temperature step; hence, we use charts as below to calculate surface concentrations, Cs, from average conductivity,

Effective diffusivity is: D A eff =D o +D - (n/n i )+D = )n/n i ) 2 for N-type D eff A =D o +D + (p/n i )+D ++ (p/n i ) 2 for P-type Values are tabulated, as in table 7.5 Effective diffusion-time, (Dt) eff, is the sum of the diffusivity and time at each step: (Dt) eff = D 1 t 1 +D 1 t 2 (D 2 /D 1 )=D 1 t 1 +D 2 t 2

Diffusion Data

Example Figure 7-17 Dopant surface concentration vs. effective conductivity for various substrate concentrations, C B

Chemical Vapor Deposition (CVD)

Typical thin-film problems

Sputtering

Physical Vapor Deposition (PVD)

Suggested exercises Do Problem 2.1 in Silicon VLSI Technology Look over example problem (7.3) and examples on page 390 and 412.