Hardverski orijentisani kursevi na SI svrha: formalna i akademska: ETF master diploma MSc ECE akademska i praktična: efikasnije pisanje SW praktična: dizajn.

Slides:



Advertisements
Similar presentations
Embedded System, A Brief Introduction
Advertisements

Finite State Machines (FSM)
Modelos de Computação Básicos Prof. Dr. César Augusto Missio Marcon Parcialmente extraído de trabalhos de Axel Jantch, Edward Lee e Alberto Sangiovanni-Vincentelli.
TOPIC : Finite State Machine(FSM) and Flow Tables UNIT 1 : Modeling Module 1.4 : Modeling Sequential circuits.
Give qualifications of instructors: DAP
EELE 367 – Logic Design Module 2 – Modern Digital Design Flow Agenda 1.History of Digital Design Approach 2.HDLs 3.Design Abstraction 4.Modern Design Steps.
Software Requirements Engineering
CS 151 Digital Systems Design Lecture 37 Register Transfer Level
DISCUSSION CSE 140L 3 rd November 2010 Vikram Murali.
Digital Systems Emphasis for Electrical Engineering Students Digital Systems skills are very valuable for electrical engineers Digital systems are the.
1 HW/SW Partitioning Embedded Systems Design. 2 Hardware/Software Codesign “Exploration of the system design space formed by combinations of hardware.
Behavioral Design Outline –Design Specification –Behavioral Design –Behavioral Specification –Hardware Description Languages –Behavioral Simulation –Behavioral.
Mahapatra-Texas A&M-Fall'001 cosynthesis Introduction to cosynthesis Rabi Mahapatra CPSC498.
Define Embedded Systems Small (?) Application Specific Computer Systems.
Microcontrollers Lecture L12.2 Section Microcontrollers Microcontrollers vs. Microprocessors Two standard architectures PIC microcontroller 68HC12.
Mahapatra-Texas A&M-Fall'001 Codesign Framework Parts of this lecture are borrowed from lectures of Johan Lilius of TUCS and ASV/LL of UC Berkeley available.
Programmable Logic Controllers (PLCs) This course deals with PLCs, Programmable Logic Controllers. PLCs are the industrial computer/controllers that are.
By Ryan Mowry.  Graphical models of system  Entire system or just parts  Complex systems easier to understand  “Capture key requirements and demonstrate.
Engineering 1040: Mechanisms & Electric Circuits Fall 2011 Introduction to Embedded Systems.
(1) Introduction © Sudhakar Yalamanchili, Georgia Institute of Technology, 2006.
 Purpose of our project  Get real world experience in ASIC digital design  Use same tools as industry engineers  Get practical experience in microprocessor.
02/06/05 “Investigating a Finite–State Machine Notation for Discrete–Event Systems” Nikolay Stoimenov.
Ch.2 Part A: Requirements, State Charts EECE **** Embedded System Design.
- 1 - Embedded Systems—State charts Specifications.
An Introduction Chapter Chapter 1 Introduction2 Computer Systems  Programmable machines  Hardware + Software (program) HardwareProgram.
Voicu Groza, 2008 SITE, HARDWARE/SOFTWARE CODESIGN OF EMBEDDED SYSTEMS 1 Hardware/Software Codesign of Embedded Systems DESIGN METHODOLOGIES Voicu.
Embedded Systems. Today Introduction to Mechatronics Microcontroller –Input / Output Ports (I/O) –Memory –ADC –PWM.
1 SERIAL PORT INTERFACE FOR MICROCONTROLLER EMBEDDED INTO INTEGRATED POWER METER Mr. Borisav Jovanović, Prof.dr Predrag Petković, Prof.dr. Milunka Damnjanović,
ASIC/FPGA design flow. FPGA Design Flow Detailed (RTL) Design Detailed (RTL) Design Ideas (Specifications) Design Ideas (Specifications) Device Programming.
Microcontroller Presented by Hasnain Heickal (07), Sabbir Ahmed(08) and Zakia Afroze Abedin(19)
IEEE ICECS 2010 SysPy: Using Python for processor-centric SoC design Evangelos Logaras Elias S. Manolakos {evlog, Department of Informatics.
1/8/ L20 Project Step 8 - Data Path Copyright Joanne DeGroat, ECE, OSU1 State Machine Design with an HDL A methodology that works for documenting.
© 2012 xtUML.org Bill Chown – Mentor Graphics Model Driven Engineering.
LAB #2 Xilinix ISE Foundation Tools Schematic Capture “A Tutorial”
Implementing software in IEC Languages in IEC IEC uses the following languages Instruction List – Assembly level programming using.
- 1 - EE898_HW/SW Partitioning Hardware/software partitioning  Functionality to be implemented in software or in hardware? No need to consider special.
Lecture #3 Page 1 ECE 4110–5110 Digital System Design Lecture #3 Agenda 1.FPGA's 2.Lab Setup Announcements 1.HW#2 assigned Due.
Fall 2004EE 3563 Digital Systems Design EE 3563 VHSIC Hardware Description Language  Required Reading: –These Slides –VHDL Tutorial  Very High Speed.
ATtiny23131 A SEMINAR ON AVR MICROCONTROLLER ATtiny2313.
Electrical and Computer Engineering University of Cyprus LAB 1: VHDL.
FPL Sept. 2, 2003 Software Decelerators Eric Keller, Gordon Brebner and Phil James-Roxby Xilinx Research Labs.
M.Mohajjel. Digital Systems Advantages Ease of design Reproducibility of results Noise immunity Ease of Integration Disadvantages The real world is analog.
1 Copyright  2001 Pao-Ann Hsiung SW HW Module Outline l Introduction l Unified HW/SW Representations l HW/SW Partitioning Techniques l Integrated HW/SW.
Introduction to ASIC flow and Verilog HDL
Digital System Design using VHDL
Greg Alkire/Brian Smith 197 MAPLD An Ultra Low Power Reconfigurable Task Processor for Space Brian Smith, Greg Alkire – PicoDyne Inc. Wes Powell.
Teaching Digital Logic courses with Altera Technology
Slides created by: Professor Ian G. Harris Embedded Systems  Embedded systems are computer-based systems which are embedded inside another device (car,
ASIC/FPGA design flow. Design Flow Detailed Design Detailed Design Ideas Design Ideas Device Programming Device Programming Timing Simulation Timing Simulation.
Generations of Computing. The Computer Era Begins: The First Generation  1950s: First Generation for hardware and software Vacuum tubes worked as memory.
1 Lab 4: D/A Converter Lab 4: D/A Converter This is a simple resistive network for a D/A converter Port 1, Port 0 are digital inputs ==> 00 (minimum),
From requirements to specification Specification is a refinement of requirements Can be included together as Software Requirements Specifications (SRS)
SUBJECT : DIGITAL ELECTRONICS CLASS : SEM 3(B) TOPIC : INTRODUCTION OF VHDL.
IF I ONLY HAD A BRAIN THE MICROCONTROLLER
Popular Microcontrollers and their Selection by Lachit Dutta
Microcontroller Enhancement Design Project
M1.5 Foundation Tools Xilinx XC9500/XL CPLD
Project guide B. SUBBULAKSHMI M. E Assistant Professor C. A. R
Chapter 1: Introduction
Chapter 1: The 8051 Microcontrollers
IP – Based Design Methodology
Programmable Logic Devices: CPLDs and FPGAs with VHDL Design
Osnovi digitalne elektronike
Computer Architecture
Osnovi digitalne elektronike
LAB #2 Xilinix ISE Foundation Tools Schematic Capture “A Tutorial”
Dynamic Modeling Lecture # 37.
Embedded Processors.
Manual Robotics ..
Digital technology roadmap
Presentation transcript:

Hardverski orijentisani kursevi na SI svrha: formalna i akademska: ETF master diploma MSc ECE akademska i praktična: efikasnije pisanje SW praktična: dizajn računara i procesora (? ? ?) praktična: dizajn embedded sistema (£ € $) Embedded sistemi Embedded system je računarski sistem sa unapred predefinisanom funkcijom unutar složenijeg elektromehaničkog sistema (suprotno računaru opšte namene) Pored standardnih računarskih resursa postoji interakcija SW sa periferijama, senzorima i aktuatorima u sistemu ili objektu koji SW kontroliše

Koncepcija embedded sistema Centralizovano merenje i kontrola –industrijski PC –PLC –… Distribuirano merenje i kontrola –Mreža mikrokontrolera A microcontroller (sometimes abbreviated µC, uC or MCU) is a small computer on a single integrated circuit containing a processor core, memory, and PROGRAMMABLE input/output peripherals Input/output peripherals: analog, digital, mix-signal

Microcontrollers (MCU) Market by Transparency Market Research According to a new market report published by Transparency Market Research “Microcontrollers (MCU) Market by Product (8-bit, 16-bit, 32-bit) – Global Industry Analysis, Size, Share, Growth and Forecast, 2012 – 2018″, the demand for microcontrollers was billion units in 2011, and is expected to reach over 29 billion units in 2018, growing at a CAGR of 16.0% from 2012 to In terms of revenue, the market was valued at USD 15.7 billion in 2011, and is expected to reach USD billion in 2018, growing at a CAGR of 9.0% from 2012 to 2018.

Part NumberCostNotes MSP430F2101TI$1.17 Very powerful 16 bit microcontroller, with low cost development tools, Has an on board comparator which can be used to simulate an ADC, and a software UART. This is a great part! PIC16F630Microchip$1.26 Decent processor and easy to use tools. 14 pin packages PIC16F676Microchip$1.47 Similar to the PIC16F630, but with ADCs. PIC10F200Microchip$0.61 Very cheep, and very small with 8 pin SOIC and 6 pin SOT-23 packages. AT89C2051Atmel$ pin package. ATTiny11LAtmel$ pin package. Has low cost development tools.

Organizacija mikrokontrolera

Aplikacija mikrokontrolera

Hardware/software codesign - incorrect assumptions Hardware and software can be acquired separately and independently, with successful and easy integration of the two later Hardware problems can be fixed with simple software modifications Once operational, software rarely needs modification or maintenance Valid and complete software requirements are easy to state and implement in code

Abstract Hardware-Software Modeling Some kind of unified abstract system representation can be used for early performance analysis

Specification + Modeling High-level modeling: FSM State Charts Data Flow Petri Nets UML VHDL, Verilog SpecC, SystemC, SystemVerilog

Classical automata - Finite state machines (FSM) Provides a mathematical foundation for verifying system correctness, simulation, hardware/software partitioning, and synthesis Specification and modeling of control dominated applications such as a real-time, reactive control systems FSM Transducers Transducers generate output based on a given input and/or a state using actions Moore machine: output depends only on the state. The advantage of the Moore model is a simplification of the behavior. Mealy machine: output depends on input and state. The use of a Mealy FSM leads often to a reduction of the number of states.

Šema za obradu binarnih signala // definicije i deklaracije #define UlazP3_1 #define Izlaz1P3_2 #define Izlaz2P3_3 bdata char ShReg;// bit adresib. bajt sbit Q4=ShReg^7; sbit Q3=ShReg^6; sbit Q2=ShReg^5; sbit Q1=ShReg^4; sbit Q0=ShReg^3; bit BitA,Tmp; // deo C programa koji realizuje // jedan korak pomeranja Tmp=(BitA|Q3)&(Ulaz|Q0); ShReg >>=1;

Coke Machine Version 1.0 When turned on, the machine waits for money When a quarter is deposited, the machine waits for another quarter When a second quarter is deposited, the machine waits for a selection When the user presses “COKE,” “SPRITE” or “DIET COKE,” an appropriate item is dispensed When the user takes the bottle, the machine waits again Bottles can get stuck in the machine An automatic indicator will notify the system when a bottle is stuck When this occurs, the machine will not accept any money or issue any bottles until the bottle is cleared When the bottle is cleared, the machine will wait for money again

UML Statechart –Developed by Object Management Group (OMG). –Extend the properties of Harel’s statecharts with some new features.

Hardverski orijentisani kursevi na SI I godina –OE1 –ORT1 II godina –ORT2 –ODE –SI2AR III godina SI3AR1 SI3AR2 IV godina SI4MS SI4VLS SI4MPS Si4PAR

Deo diskusije sa IT formuma “Potreban je samo jedan covek koji zna da osmisli i dokumentuje system do tancina, a posle 50 programera razvija software na osnovu specifikacija ovog arhitekte. Tako da je to sasvim normalno, a i nije nista IT specificno. Isto je i u masinstvu, npr u BMW-u - Chief Designer ima mnogo vecu platu od Fied Designera…”

Formiranje ocene 3 x 20 bodova po kolokvijumu 3 domaća zadatka ukupno 20 bodova 2 x 10 bodova po projektu Ukupno 100 bodova Integralni ispit, max 80 bodova Domaći zadaci nisu nadoknadivi Kolokvijumi i projekti jesu nadoknadivi Lab vežbe obavezne, ne nose bodove

Sadržaj kursa Dinamičke karakteristike prekidačkih elemenata i LK Električne i eksploatacione karakteristike KM i SM. Disipacija, faktor grananja, kašnjenje, margine šuma. SW interakcija i kompenzacija karakteristika. Relaksacioni oscilatori i analogni tajmeri. Havrijski i WD tajmer. Pouzdanost embedded SW Linearne vremenske baze Memorije, CPLD i FPGA SW: upravljanje displejima i tastaturom Programabilni tajmeri i brojači. Sinhronizacija asinhronih signala na sinhrone sekvencijalne mreže. SW: akvizicija i generisanje frekvencije i perioda. Kvantizacija. AD i DA konverzija. Analogni front-end, diferencijalni i jednostruki. Naponske reference. Optokapleri, PWM i galvansko razdvajanje. Optički enkoderi, merenje brzine i ugla. SW: Generisanje i akvizicija kontinualnih signala SW: integracija sistema

Poluprovodničke komponente u prekidačkom režimu rada. ( Kako tranzistori pune i prazne parazitne kapacitivnosti... ) Statičke i dinamičke karakteristike idealnih i realnih logičkih kola. (Kako izlazni stepeni logičkih kola pune i prazne parazitne kapacitivnosti, kako to utiče na rad kola...

Realizacija logičkih kola sa tranzistorima. CMOS, ECL, TTL, BiCMOS, logička kola. Analiza statičkih i dinamičkih karakteristika realnih logičkih kola sa stanovišta korisnika. Komparatori i Šmitovo kolo.

XOR

Pojava lažnih stanja

Bistabilna, monostabilna kola, rlaksacioni ocilatori. Astabilni generatori linearnih vremenskih baza. Primena za generisanje taktnih signala, time-out logiku, watch-dog tajmer, mikroprocesorska supervizorska kola.

A/D D/A konvertori I prateće komponente Realizacija konvertora. Povezivanje na procesorsku magistralu.